FPGA PROTOTYPING BY VHDL EXAMPLES

FPGA PROTOTYPING BY VHDL EXAMPLES

Xilinx Spartan[™]-3 Version

Pong P. Chu Cleveland State University



A JOHN WILEY & SONS, INC., PUBLICATION

Copyright © 2008 by John Wiley & Sons, Inc. All rights reserved.

Published by John Wiley & Sons, Inc., Hoboken, New Jersey. Published simultaneously in Canada.

No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, scanning, or otherwise, except as permitted under Section 107 or 108 of the 1976 United States Copyright Act, without either the prior written permission of the Publisher, or authorization through payment of the appropriate per-copy fee to the Copyright Clearance Center, Inc., 222 Rosewood Drive, Danvers, MA 01923, (978) 750-8400, fax (978) 750-4470, or on the web at www.copyright.com. Requests to the Publisher for permission should be addressed to the Permissions Department, John Wiley & Sons, Inc., 111 River Street, Hoboken, NJ 07030, (201) 748-6011, fax (201) 748-6008, or online at http://www.wiley.com/go/permission.

Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. No warranty may be created or extended by sales representatives or written sales materials. The advice and strategies contained herein may not be suitable for your situation. You should consult with a professional where appropriate. Neither the publisher nor author shall be liable for any loss of profit or any other commercial damages, including but not limited to special, incidental, consequential, or other damages.

For general information on our other products and services or for technical support, please contact our Customer Care Department within the United States at (800) 762-2974, outside the United States at (317) 572-3993 or fax (317) 572-4002.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic format. For information about Wiley products, visit our web site at www.wiley.com.

Library of Congress Cataloging-in-Publication Data:

Chu, Pong P., 1959– FPGA prototyping by VHDL examples / Pong P. Chu. p. cm. Includes bibliographical references and index. ISBN 978-0-470-18531-5 (cloth : alk. paper) 1. Field programmable gate arrays—Design and construction. 2. Prototypes, Engineering. 3.VHDL (Computer hardware description language) I. Title. TK7895.G36C485 2008 621.39'5--dc22 2007029063

Printed in the United States of America.

10 9 8 7 6 5 4 3 2 1

To my parents, Chia-Chi and Chi-Te, my wife, Lee, and my daughter, Patricia

CONTENTS

| Pre | face | | | xix | |
|-----|-----------------|---------|--|-----|--|
| Ac | Acknowledgments | | | | |
| | | | PART I BASIC DIGITAL CIRCUITS | | |
| 1 | Gate | e-level | combinational circuit | 1 | |
| | 1.1 | Introd | luction | 1 | |
| | 1.2 | Gener | al description | 2 | |
| | | 1.2.1 | Basic lexical rules | 2 | |
| | | 1.2.2 | Library and package | 3 | |
| | | 1.2.3 | Entity declaration | 3 | |
| | | 1.2.4 | Data type and operators | 3 | |
| | | 1.2.5 | Architecture body | 4 | |
| | | 1.2.6 | Code of a 2-bit comparator | 5 | |
| | 1.3 | Struct | tural description | 6 | |
| | 1.4 | Testbe | ench | 8 | |
| | 1.5 | Biblic | ographic notes | 9 | |
| | 1.6 | Sugge | ested experiments | 10 | |
| | | 1.6.1 | Code for gate-level greater-than circuit | 10 | |
| | | 1.6.2 | Code for gate-level binary decoder | 10 | |
| 2 | Ove | erview | of FPGA and EDA software | 11 | |

vìì

| | 2.1 | Introd | uction | 11 |
|---|------|---------|--|----|
| | 2.2 | FPGA | | 11 |
| | | 2.2.1 | Overview of a general FPGA device | 11 |
| | | 2.2.2 | Overview of the Xilinx Spartan-3 devices | 13 |
| | 2.3 | Overv | iew of the Digilent S3 board | 13 |
| | 2.4 | Develo | opment flow | 15 |
| | 2.5 | Overv | iew of the Xilinx ISE project navigator | 17 |
| | 2.6 | Short | tutorial on ISE project navigator | 19 |
| | | 2.6.1 | Create the design project and HDL codes | 21 |
| | | 2.6.2 | Create a testbench and perform the RTL simulation | 22 |
| | | 2.6.3 | Add a constraint file and synthesize and implement the code | 22 |
| | | 2.6.4 | Generate and download the configuration file to an FPGA device | 24 |
| | 2.7 | Short | tutorial on the ModelSim HDL simulator | 27 |
| | 2.8 | Biblio | graphic notes | 32 |
| | 2.9 | Sugge | sted experiments | 33 |
| | | 2.9.1 | Gate-level greater-than circuit | 33 |
| | | 2.9.2 | Gate-level binary decoder | 33 |
| 3 | RT-I | evel co | ombinational circuit | 35 |
| | 3.1 | Introd | uction | 35 |
| | 3.2 | RT-lev | vel components | 35 |
| | | 3.2.1 | Relational operators | 37 |
| | | 3.2.2 | Arithmetic operators | 37 |
| | | 3.2.3 | Other synthesis-related VHDL constructs | 38 |
| | | 3.2.4 | Summary | 40 |
| | 3.3 | Routin | ng circuit with concurrent assignment statements | 41 |
| | | 3.3.1 | Conditional signal assignment statement | 41 |
| | | 3.3.2 | Selected signal assignment statement | 44 |
| | 3.4 | Mode | ling with a process | 46 |
| | | 3.4.1 | Process | 46 |
| | | 3.4.2 | Sequential signal assignment statement | 46 |
| | 3.5 | Routin | ng circuit with if and case statements | 47 |
| | | 3.5.1 | If statement | 47 |
| | | 3.5.2 | Case statement | 49 |
| | | 3.5.3 | Comparison to concurrent statements | 50 |
| | | 3.5.4 | Unintended memory | 52 |
| | 3.6 | | ants and generics | 53 |
| | | 3.6.1 | Constants | 53 |
| | | 3.6.2 | Generics | 54 |
| | 3.7 | - | n examples | 56 |
| | | 3.7.1 | Hexadecimal digit to seven-segment LED decoder | 56 |
| | | 3.7.2 | Sign-magnitude adder | 59 |

| | | 3.7.3 | Barrel shifter | 62 |
|---|-----|---------|--|-----|
| | | 3.7.4 | Simplified floating-point adder | 63 |
| | 3.8 | Biblio | graphic notes | 69 |
| | 3.9 | Sugge | sted experiments | 69 |
| | | 3.9.1 | Multi-function barrel shifter | 69 |
| | | 3.9.2 | Dual-priority encoder | 69 |
| | | 3.9.3 | BCD incrementor | 69 |
| | | 3.9.4 | Floating-point greater-than circuit | 70 |
| | | 3.9.5 | Floating-point and signed integer conversion circuit | 70 |
| | | 3.9.6 | Enhanced floating-point adder | 70 |
| 4 | Reg | ular Se | equential Circuit | 71 |
| | 4.1 | Introd | uction | 71 |
| | | 4.1.1 | D FF and register | 71 |
| | | 4.1.2 | Synchronous system | 72 |
| | | | Code development | 73 |
| | 4.2 | | code of the FF and register | 74 |
| | | 4.2.1 | D FF | 74 |
| | | 4.2.2 | Register | 77 |
| | | 4.2.3 | Register file | 78 |
| | | 4.2.4 | Storage components in a Spartan-3 device Xilinx specific | 79 |
| | 4.3 | Simpl | e design examples | 79 |
| | | 4.3.1 | Shift register | 79 |
| | | 4.3.2 | Binary counter and variant | 81 |
| | 4.4 | Testbe | ench for sequential circuits | 84 |
| | 4.5 | Case | study | 88 |
| | | 4.5.1 | LED time-multiplexing circuit | 88 |
| | | 4.5.2 | Stopwatch | 96 |
| | | 4.5.3 | FIFO buffer | 100 |
| | 4.6 | Biblic | ographic notes | 104 |
| | 4.7 | Sugge | ested experiments | 105 |
| | | 4.7.1 | Programmable square wave generator | 105 |
| | | 4.7.2 | PWM and LED dimmer | 105 |
| | | 4.7.3 | Rotating square circuit | 105 |
| | | 4.7.4 | Heartbeat circuit | 106 |
| | | 4.7.5 | Rotating LED banner circuit | 106 |
| | | 4.7.6 | Enhanced stopwatch | 106 |
| | | 4.7.7 | Stack | 106 |
| 5 | FSN | Л | | 107 |

5.1 Introduction 107

| | 5.1.1 | Mealy and Moore outputs | 107 |
|-----|--------|--------------------------------|-----|
| | 5.1.2 | FSM representation | 108 |
| 5.2 | FSM o | code development | 111 |
| 5.3 | Desig | n examples | 114 |
| | 5.3.1 | Rising-edge detector | 114 |
| | 5.3.2 | Debouncing circuit | 118 |
| | 5.3.3 | Testing circuit | 122 |
| 5.4 | Biblic | ographic notes | 124 |
| 5.5 | Sugge | ested experiments | 124 |
| | 5.5.1 | Dual-edge detector | 124 |
| | 5.5.2 | Alternative debouncing circuit | 124 |
| | 5.5.3 | Parking lot occupancy counter | 125 |
| | | | |

6 FSMD

127

| 6.1 | Introd | uction | 127 |
|-----|--------|---|-----|
| | 6.1.1 | Single RT operation | 127 |
| | 6.1.2 | ASMD chart | 128 |
| | 6.1.3 | Decision box with a register | 129 |
| 6.2 | Code | development of an FSMD | 131 |
| | 6.2.1 | Debouncing circuit based on RT methodology | 132 |
| | 6.2.2 | Code with explicit data path components | 134 |
| | 6.2.3 | Code with implicit data path components | 136 |
| | 6.2.4 | Comparison | 137 |
| | 6.2.5 | Testing circuit | 138 |
| 6.3 | Desig | n examples | 140 |
| | 6.3.1 | Fibonacci number circuit | 140 |
| | 6.3.2 | Division circuit | 143 |
| | 6.3.3 | Binary-to-BCD conversion circuit | 147 |
| | 6.3.4 | Period counter | 150 |
| | 6.3.5 | Accurate low-frequency counter | 153 |
| 6.4 | Biblic | ographic notes | 156 |
| 6.5 | Sugge | ested experiments | 157 |
| | 6.5.1 | Alternative debouncing circuit | 157 |
| | 6.5.2 | BCD-to-binary conversion circuit | 157 |
| | 6.5.3 | Fibonacci circuit with BCD I/O: design approach 1 | 157 |
| | 6.5.4 | Fibonacci circuit with BCD I/O: design approach 2 | 157 |
| | 6.5.5 | Auto-scaled low-frequency counter | 158 |
| | 6.5.6 | Reaction timer | 158 |
| | 6.5.7 | Babbage difference engine emulation circuit | 159 |
| | | | |

PART II I/O MODULES

| 7 | UAF | RT | | 163 |
|---|-----|--------|---|-----|
| | 7.1 | Introd | luction | 163 |
| | 7.2 | UART | Freceiving subsystem | 164 |
| | | 7.2.1 | Oversampling procedure | 164 |
| | | 7.2.2 | Baud rate generator | 165 |
| | | 7.2.3 | UART receiver | 165 |
| | | 7.2.4 | Interface circuit | 168 |
| | 7.3 | UAR | Γ transmitting subsystem | 171 |
| | 7.4 | Overa | ll UART system | 174 |
| | | 7.4.1 | Complete UART core | 174 |
| | | 7.4.2 | UART verification configuration | 176 |
| | 7.5 | Custo | mizing a UART | 178 |
| | 7.6 | Biblic | ographic notes | 180 |
| | 7.7 | Sugge | ested experiments | 180 |
| | | 7.7.1 | Full-featured UART | 180 |
| | | 7.7.2 | UART with an automatic baud rate detection circuit | 181 |
| | | 7.7.3 | UART with an automatic baud rate and parity detection circuit | 181 |
| | | 7.7.4 | UART-controlled stopwatch | 181 |
| | | 7.7.5 | UART-controlled rotating LED banner | 182 |
| 8 | PS2 | Keybo | bard | 183 |
| | 8.1 | Introd | luction | 183 |
| | 8.2 | PS2 r | eceiving subsystem | 184 |
| | | 8.2.1 | Physical interface of a PS2 port | 184 |
| | | 8.2.2 | Device-to-host communication protocol | 184 |
| | | 8.2.3 | Design and code | 184 |
| | 8.3 | PS2 k | eyboard scan code | 188 |
| | | 8.3.1 | Overview of the scan code | 188 |
| | | 8.3.2 | Scan code monitor circuit | 189 |
| | 8.4 | PS2 k | eyboard interface circuit | 191 |
| | | 8.4.1 | Basic design and HDL code | 192 |
| | | 8.4.2 | Verification circuit | 194 |
| | 8.5 | Biblic | ographic notes | 196 |
| | 8.6 | Sugge | ested experiments | 196 |
| | | 8.6.1 | Alternative keyboard interface I | 196 |
| | | 8.6.2 | Alternative keyboard interface II | 196 |
| | | 8.6.3 | PS2 receiving subsystem with watchdog timer | 197 |
| | | 8.6.4 | Keyboard-controlled stopwatch | 197 |
| | | 8.6.5 | Keyboard-controlled rotating LED banner | 197 |

| 9.1 | Introdu | action | 199 |
|--------|---------|--|-----|
| 9.2 | PS2 m | ouse protocol | 200 |
| | 9.2.1 | Basic operation | 200 |
| | 9.2.2 | Basic initialization procedure | 200 |
| 9.3 | PS2 tra | ansmitting subsystem | 201 |
| | 9.3.1 | Host-to-PS2-device communication protocol | 201 |
| | 9.3.2 | Design and code | 202 |
| 9.4 | Bidire | ctional PS2 interface | 206 |
| | 9.4.1 | Basic design and code | 206 |
| | 9.4.2 | Verification circuit | 208 |
| 9.5 | PS2 m | ouse interface | 210 |
| | 9.5.1 | Basic design | 210 |
| | 9.5.2 | Testing circuit | 212 |
| 9.6 | Biblio | graphic notes | 214 |
| 9.7 | Sugge | sted experiments | 214 |
| | 9.7.1 | Keyboard control circuit | 214 |
| | 9.7.2 | Enhanced mouse interface | 214 |
| | 9.7.3 | Mouse-controlled seven-segment LED display | 214 |
| 10 Ext | ernal S | RAM | 215 |
| 10.1 | Introd | uction | 215 |
| | | fication of the IS61LV25616AL SRAM | 216 |
| 101 | - | Block diagram and I/O signals | 216 |
| | | Timing parameters | 216 |
| 10.3 | | memory controller | 220 |
| | | Block diagram | 220 |
| | | Timing requirement | 221 |
| | | Register file versus SRAM | 222 |
| 10.4 | | e design | 222 |
| | 10.4.1 | ASMD chart | 222 |
| | 10.4.2 | Timing analysis | 223 |
| | 10.4.3 | HDL implementation | 224 |
| | 10.4.4 | Basic testing circuit | 226 |
| | 10.4.5 | Comprehensive SRAM testing circuit | 228 |
| 10.5 | | aggressive design | 233 |
| | 10.5.1 | Timing issues | 233 |
| | 10.5.2 | Alternative design I | 234 |
| | 10.5.3 | Alternative design II | 236 |
| | | Alternative design III | 237 |
| | 10.5.5 | Advanced FPGA features Xilinx specific | 237 |
| 10.6 | | ographic notes | 240 |
| 10.7 | 7 Sugge | ested experiments | 240 |

| | 10.7.1 N | Aemory with a 512K-by-16 configuration | 240 |
|----------|-----------|--|-----|
| | 10.7.2 N | Iemory with a 1M-by-8 configuration | 240 |
| | 10.7.3 N | Aemory with an 8M-by-1 configuration | 240 |
| | 10.7.4 E | Expanded memory testing circuit | 241 |
| | 10.7.5 N | Aemory controller and testing circuit for alternative design I | 241 |
| | 10.7.6 N | Aemory controller and testing circuit for alternative design II | 241 |
| | 10.7.7 N | Aemory controller and testing circuit for alternative design III | 241 |
| | 10.7.8 N | Aemory controller with DCM | 241 |
| | 10.7.9 H | ligh-performance memory controller | 241 |
| 11 Xilin | x Sparta | n-3 Specific Memory | 243 |
| 11.1 | Introduct | tion | 243 |
| 11.2 | Embedde | ed memory of Spartan-3 device | 243 |
| | 11.2.1 C | Dverview | 243 |
| | 11.2.2 C | Comparison | 244 |
| 11.3 | Method t | to incorporate memory modules | 244 |
| | 11.3.1 N | Memory module via HDL component instantiation | 245 |
| | 11.3.2 N | Memory module via Core Generator | 245 |
| | 11.3.3 N | Memory module via HDL inference | 246 |
| 11.4 | HDL tem | nplates for memory inference | 246 |
| | 11.4.1 S | Single-port RAM | 246 |
| | 11.4.2 D | Dual-port RAM | 249 |
| | 11.4.3 R | ROM | 251 |
| 11.5 | Bibliogra | aphic notes | 254 |
| 11.6 | Suggeste | ed experiments | 254 |
| | 11.6.1 B | Block-RAM-based FIFO | 254 |
| | 11.6.2 B | Block-RAM-based stack | 254 |
| | 11.6.3 R | ROM-based sign-magnitude adder | 255 |
| | 11.6.4 R | ROM based $sin(x)$ function | 255 |
| | 11.6.5 R | ROM-based $sin(x)$ and $cos(x)$ functions | 255 |
| 12 VGA | controll | er I: graphic | 257 |
| 12.1 | Introduct | tion | 257 |
| | 12.1.1 E | Basic operation of a CRT | 257 |
| | 12.1.2 V | /GA port of the S3 board | 259 |
| | 12.1.3 V | /ideo controller | 259 |
| 12.2 | VGA syr | nchronization | 260 |
| | 12.2.1 H | Horizontal synchronization | 260 |
| | | Vertical synchronization | 262 |
| | 12.2.3 T | Fiming calculation of VGA synchronization signals | 263 |
| | 12.2.4 H | HDL implementation | 263 |

| | 12.2.5 | Testing circuit | 266 |
|------------------------------|--|---|--|
| 12.3 | Overvie | 267 | |
| | | c generation with an object-mapped scheme | 268 |
| | 12.4.1 | Rectangular objects | 269 |
| | 12.4.2 | Non-rectangular object | 273 |
| | 12.4.3 | Animated object | 275 |
| 12.5 | Graphi | c generation with a bit-mapped scheme | 282 |
| | 12.5.1 | Dual-port RAM implementation | 282 |
| | 12.5.2 | Single-port RAM implementation | 287 |
| 12.6 | Bibliog | graphic notes | 287 |
| 12.7 | Sugges | ted experiments | 287 |
| | 12.7.1 | VGA test pattern generator | 287 |
| | 12.7.2 | SVGA mode synchronization circuit | 288 |
| | 12.7.3 | Visible screen adjustment circuit | 288 |
| | 12.7.4 | Ball-in-a-box circuit | 288 |
| | 12.7.5 | Two-balls-in-a-box circuit | 289 |
| | 12.7.6 | Two-player pong game | 289 |
| | 12.7.7 | Breakout game | 289 |
| | 12.7.8 | Full-screen dot trace | 289 |
| | 12.7.9 | Mouse pointer circuit | 290 |
| | 12.7.10 |) Small-screen mouse scribble circuit | 290 |
| | | T 11 | 290 |
| | 12.7.11 | Full-screen mouse scribble circuit | 290 |
| 13 VGA | | blier il: text | 290 |
| - | | oller II: text | |
| 13.1 | contro Introdu | oller II: text | 291 |
| 13.1 | contro Introdu Text ge | bller II: text | 291 291 |
| 13.1 | Introdu Text go 13.2.1 | bller II: text action eneration | 291 291 291 |
| 13.1 | Introdu Text ge 13.2.1 13.2.2 | oller II: text action eneration Character as a tile | 291 291 291 291 |
| 13.1 | Introdu Text ge 13.2.1 13.2.2 13.2.3 | bller II: text action eneration Character as a tile Font ROM | 291 291 291 291 292 |
| 13.1 | Introdu Text go 13.2.1 13.2.2 13.2.3 13.2.4 | blier II: text action eneration Character as a tile Font ROM Basic text generation circuit | 291 291 291 291 292 294 |
| 13.1 13.2 | Introdu Text ge 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 | bller II: text action eneration Character as a tile Font ROM Basic text generation circuit Font display circuit | 291 291 291 291 292 294 295 |
| 13.1 13.2 13.3 | Introdu Text ga 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 Full-so | bller II: text action eneration Character as a tile Font ROM Basic text generation circuit Font display circuit Font scaling | 291 291 291 291 292 294 295 297 |
| 13.1 13.2 13.3 | Introdu Text go 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 Full-so The co | bller II: text action eneration Character as a tile Font ROM Basic text generation circuit Font display circuit Font scaling creen text display | 291 291 291 292 294 295 297 298 302 302 |
| 13.1 13.2 13.3 | Introdu Text ge 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 Full-sc The co 13.4.1 | bller II: text action eneration Character as a tile Font ROM Basic text generation circuit Font display circuit Font scaling creen text display omplete pong game | 291 291 291 292 294 295 297 298 302 |
| 13.1 13.2 13.3 | Introdu Text ga 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 Full-so The co 13.4.1 13.4.2 | biler II: text action eneration Character as a tile Font ROM Basic text generation circuit Font display circuit Font scaling ereen text display omplete pong game Text subsystem | 291 291 291 292 294 295 297 298 302 302 |
| 13.1 13.2 13.3 | Introdu Text ge 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 Full-sc The cc 13.4.1 13.4.2 13.4.3 | bller II: text action eneration Character as a tile Font ROM Basic text generation circuit Font display circuit Font scaling creen text display omplete pong game Text subsystem Modified graphic subsystem | 291 291 291 292 294 295 297 298 302 302 309 310 312 |
| 13.1 13.2 13.3 | Introdu Text ge 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 Full-so The co 13.4.1 13.4.2 13.4.3 13.4.4 | biler II: text action eneration Character as a tile Font ROM Basic text generation circuit Font display circuit Font scaling creen text display omplete pong game Text subsystem Modified graphic subsystem Auxiliary counters | 291 291 291 292 294 295 297 298 302 302 309 310 312 317 |
| 13.1 13.2 13.3 13.4 | Introdu Text ge 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 Full-so The co 13.4.1 13.4.2 13.4.3 13.4.4 Biblio | biler II: text action eneration Character as a tile Font ROM Basic text generation circuit Font display circuit Font scaling creen text display omplete pong game Text subsystem Modified graphic subsystem Auxiliary counters Top-level system | 291 291 291 292 294 295 297 298 302 309 310 312 317 |
| 13.1 13.2 13.3 13.4 | Introdu Text ge 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 Full-sc The cc 13.4.1 13.4.2 13.4.3 13.4.4 Biblio Sugge | bller II: text action eneration Character as a tile Font ROM Basic text generation circuit Font display circuit Font scaling creen text display omplete pong game Text subsystem Modified graphic subsystem Auxiliary counters Top-level system graphic notes | 291 291 291 291 292 294 295 297 298 302 309 310 312 317 317 |
| 13.1 13.2 13.3 13.4 | Introdu Text ge 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 Full-sc The cc 13.4.1 13.4.2 13.4.3 13.4.4 Biblio Sugge 13.6.1 | bller ll: text action eneration Character as a tile Font ROM Basic text generation circuit Font display circuit Font scaling creen text display omplete pong game Text subsystem Modified graphic subsystem Auxiliary counters Top-level system graphic notes sted experiments | 291 291 291 292 294 295 297 298 302 309 310 312 317 |

| | 13.6.4 Keyboard text entry | 317 |
|---------|---|-----|
| | 13.6.5 UART terminal | 317 |
| | 13.6.6 Square wave display | 318 |
| | 13.6.7 Simple four-trace logic analyzer | 318 |
| | 13.6.8 Complete two-player pong game | 319 |
| | 13.6.9 Complete breakout game | 319 |
| F | ART III PICOBLAZE MICROCONTROLLER XILINX SPECIFIC | |
| 14 Pico | Blaze Overview | 323 |
| 14.1 | Introduction | 323 |
| 14.2 | Customized hardware and customized software | 324 |
| | 14.2.1 From special-purpose FSMD to general-purpose microcontroller | 324 |
| | 14.2.2 Application of microcontroller | 326 |
| 14.3 | Overview of PicoBlaze | 326 |
| | 14.3.1 Basic organization | 326 |
| | 14.3.2 Top-level HDL modules | 328 |
| 14.4 | Development flow | 329 |
| 14.5 | Instruction set | 329 |
| | 14.5.1 Programming model | 331 |
| | 14.5.2 Instruction format | 332 |
| | 14.5.3 Logical instructions | 332 |
| | 14.5.4 Arithmetic instructions | 333 |
| | 14.5.5 Compare and test instructions | 334 |
| | 14.5.6 Shift and rotate instructions | 335 |
| | 14.5.7 Data movement instructions | 336 |
| | 14.5.8 Program flow control instructions | 338 |
| | 14.5.9 Interrupt related instructions | 341 |
| 14.6 | Assembler directives | 342 |
| | 14.6.1 The KCPSM3 directives | 342 |
| | 14.6.2 The PBlazeIDE directives | 342 |
| 14.7 | Bibliographic notes | 343 |
| 15 Pico | Blaze Assembly Code Development | 345 |
| 15.1 | Introduction | 345 |
| 15.2 | Useful code segments | 345 |
| | 15.2.1 KCPSM3 conventions | 345 |
| | 15.2.2 Bit manipulation | 346 |
| | 15.2.3 Multiple-byte manipulation | 347 |
| | 15.2.4 Control structure | 348 |
| 15.3 | Subroutine development | 350 |

15.4 Program development 351

| | 15.4.1 | Demonstration example | 352 |
|--------------------------------------|--|---|--|
| | | Program documentation | 356 |
| 15.5 | | sing of the assembly code | 358 |
| | | Compiling with KCSPM3 | 358 |
| | | Simulation by PBlazeIDE | 359 |
| | | Reloading code via the JTAG port | 362 |
| | | Compiling by PBlazeIDE | 362 |
| 15.6 | Synthe | ses with PicoBlaze | 363 |
| 15.7 | Bibliog | graphic notes | 364 |
| 15.8 | Sugges | sted experiments | 365 |
| | 15.8.1 | Signed multiplication | 365 |
| | 15.8.2 | Multi-byte multiplication | 365 |
| | 15.8.3 | Barrel shift function | 365 |
| | 15.8.4 | Reverse function | 365 |
| | 15.8.5 | Binary-to-BCD conversion | 365 |
| | 15.8.6 | BCD-to-binary conversion | 365 |
| | 15.8.7 | Heartbeat circuit | 365 |
| | 15.8.8 | Rotating LED circuit | 366 |
| | 15.8.9 | Discrete LED dimmer | 366 |
| 16 Picc | Blaze | I/O Interface | 367 |
| TO FICE | | | |
| | | | 367 |
| 16.1 | Introd | uction | 367 368 |
| 16.1 | Introd Outpu | uction t port | |
| 16.1 | Introdu Outpu 16.2.1 | uction t port Output instruction and timing | 368 |
| 16.1 | Introd Outpu 16.2.1 16.2.2 | uction t port Output instruction and timing Output interface | 368 368 |
| 16.1 16.2 | Introdu Outpu 16.2.1 16.2.2 Input j | uction t port Output instruction and timing Output interface port | 368 368 369 |
| 16.1 16.2 | Introdu Outpu 16.2.1 16.2.2 Input p 16.3.1 | uction t port Output instruction and timing Output interface port Input instruction and timing | 368 368 369 371 |
| 16.1 16.2 | Introdu Outpu 16.2.1 16.2.2 Input p 16.3.1 16.3.2 | uction t port Output instruction and timing Output interface port | 368 368 369 371 371 |
| 16.1 16.2 16.3 | Introdu Outpu 16.2.1 16.2.2 Input p 16.3.1 16.3.2 Square | uction t port Output instruction and timing Output interface port Input instruction and timing Input interface | 368 369 371 371 371 |
| 16.1 16.2 16.3 | Introdu Outpu 16.2.1 16.2.2 Input p 16.3.1 16.3.2 Square 16.4.1 | uction t port Output instruction and timing Output interface port Input instruction and timing Input interface e program with a switch and seven-segment LED display interface | 368 369 371 371 371 373 374 375 |
| 16.1 16.2 16.3 | Introdu Outpu 16.2.1 16.2.2 Input p 16.3.1 16.3.2 Square 16.4.1 16.4.2 | uction t port Output instruction and timing Output interface port Input instruction and timing Input interface e program with a switch and seven-segment LED display interface Output interface | 368 369 371 371 371 373 374 375 376 |
| 16.1 16.2 16.3 | Introdu Outpu 16.2.1 16.2.2 Input p 16.3.1 16.3.2 Square 16.4.1 16.4.2 16.4.3 16.4.4 | uction t port Output instruction and timing Output interface port Input instruction and timing Input interface e program with a switch and seven-segment LED display interface Output interface Input interface Assembly code development VHDL code development | 368 369 371 371 373 374 375 376 384 |
| 16.1 16.2 16.3 | Introdu Outpu 16.2.1 16.2.2 Input p 16.3.1 16.3.2 Square 16.4.1 16.4.2 16.4.3 16.4.4 | uction t port Output instruction and timing Output interface port Input instruction and timing Input interface e program with a switch and seven-segment LED display interface Output interface Input interface Assembly code development | 368 369 371 371 371 373 374 375 376 384 386 |
| 16.1 16.2 16.3 16.4 | Introdu Outpu 16.2.1 16.2.2 Input p 16.3.1 16.3.2 Square 16.4.1 16.4.2 16.4.3 16.4.4 Square | uction t port Output instruction and timing Output interface port Input instruction and timing Input interface e program with a switch and seven-segment LED display interface Output interface Input interface Assembly code development VHDL code development | 368 369 371 371 373 374 375 376 384 386 387 |
| 16.1 16.2 16.3 16.4 | Introdu Outpu 16.2.1 16.2.2 Input p 16.3.1 16.3.2 Square 16.4.1 16.4.2 16.4.3 16.4.4 Square 16.5.1 | uction t port Output instruction and timing Output interface port Input instruction and timing Input instruction and timing Input interface e program with a switch and seven-segment LED display interface Output interface Input interface Assembly code development VHDL code development e program with a combinational multiplier and UART console | 368 369 371 371 373 374 375 376 384 386 387 |
| 16.1 16.2 16.3 16.4 | Introdu Outpu 16.2.1 16.2.2 Input p 16.3.1 16.3.2 Square 16.4.1 16.4.2 16.4.3 16.4.4 Square 16.5.1 16.5.2 16.5.3 | auction t port Output instruction and timing Output interface port Input instruction and timing Input instruction and timing Input interface e program with a switch and seven-segment LED display interface Output interface Input interface Input interface Assembly code development VHDL code development e program with a combinational multiplier and UART console Multiplier interface UART interface Assembly code development | 368 369 371 371 373 374 375 376 384 386 387 387 389 |
| 16.1 16.2 16.3 16.4 | Introdu Outpu 16.2.1 16.2.2 Input p 16.3.1 16.3.2 Square 16.4.1 16.4.2 16.4.3 16.4.4 Square 16.5.1 16.5.2 16.5.3 16.5.4 | action t port Output instruction and timing Output interface port Input instruction and timing Input instruction and timing Input instruction and timing Output interface program with a switch and seven-segment LED display interface Output interface Input interface Assembly code development VHDL code development VHDL code development UART interface Assembly code development VHDL code development VHDL code development VHDL code development VHDL code development VHDL code development VHDL code development | 368 369 371 371 371 373 374 375 376 384 386 387 389 398 |
| 16.1 16.2 16.3 16.4 | Introdu Outpu 16.2.1 16.2.2 Input p 16.3.1 16.3.2 Square 16.4.1 16.4.3 16.4.3 16.4.4 Square 16.5.1 16.5.2 16.5.3 16.5.4 Biblic | auction t port Output instruction and timing Output interface port Input instruction and timing Input instruction and timing Input interface e program with a switch and seven-segment LED display interface Output interface Input interface Input interface Assembly code development VHDL code development e program with a combinational multiplier and UART console Multiplier interface UART interface Assembly code development VHDL code development | 368 369 371 371 373 374 375 376 384 386 387 387 389 398 402 |
| 16.1 16.2 16.3 16.4 | Introdu Outpu 16.2.1 16.2.2 Input p 16.3.1 16.3.2 Square 16.4.1 16.4.2 16.4.3 16.4.4 Square 16.5.1 16.5.2 16.5.3 16.5.4 Biblic Sugge | action t port Output instruction and timing Output interface port Input instruction and timing Input instruction and timing Input interface e program with a switch and seven-segment LED display interface Output interface Input interface Input interface Assembly code development VHDL code development e program with a combinational multiplier and UART console Multiplier interface UART interface VHDL code development VHDL code development VHDL code development VHDL code development VHDL code development VHDL code development Set developments | 368 369 371 371 373 374 375 376 384 386 387 387 389 398 402 402 |
| 16.1 16.2 16.3 16.4 16.5 | Introdu Outpu 16.2.1 16.2.2 Input p 16.3.1 16.3.2 Square 16.4.1 16.4.2 16.4.3 16.4.4 Square 16.5.1 16.5.2 16.5.3 16.5.4 Biblic Sugge 16.7.1 | auction t port Output instruction and timing Output interface port Input instruction and timing Input instruction and timing Input interface e program with a switch and seven-segment LED display interface Output interface Input interface Input interface Assembly code development VHDL code development e program with a combinational multiplier and UART console Multiplier interface UART interface Assembly code development VHDL code development | 368 369 371 371 373 374 375 376 384 386 387 387 389 398 402 |

| | 16.7.3 | Auto-scaled low-frequency counter | 402 |
|---------|----------|---|-----|
| | 16.7.4 | Basic reaction timer with a software timer | 403 |
| | 16.7.5 | Basic reaction timer with a hardware timer | 403 |
| | 16.7.6 | Enhanced reaction timer | 403 |
| | 16.7.7 | Small-screen mouse scribble circuit | 403 |
| | 16.7.8 | Full-screen mouse scribble circuit | 403 |
| | 16.7.9 | Enhanced rotating banner | 403 |
| | 16.7.10 | Pong game | 404 |
| | 16.7.11 | Text editor | 404 |
| 17 Pico | Blaze I | nterrupt Interface | 405 |
| 17.1 | Introdu | iction | 405 |
| 17.2 | Interru | pt handling in PicoBlaze | 405 |
| | 17.2.1 | Software processing | 406 |
| | 17.2.2 | Timing | 407 |
| 17.3 | Externa | al interface | 408 |
| | 17.3.1 | Single interrupt request | 408 |
| | 17.3.2 | Multiple interrupt requests | 408 |
| 17.4 | Softwa | re development considerations | 409 |
| | 17.4.1 | Interrupt as an alternative scheduling scheme | 409 |
| | 17.4.2 | Development of an interrupt service routine | 410 |
| 17.5 | Design | n example | 410 |
| | 17.5.1 | Interrupt interface | 410 |
| | 17.5.2 | Interrupt service routine development | 411 |
| | 17.5.3 | Assembly code development | 411 |
| | 17.5.4 | VHDL code development | 413 |
| 17.6 | Bibliog | graphic notes | 417 |
| 17.7 | | sted experiments | 417 |
| | 17.7.1 | Alternative timer interrupt service routine | 417 |
| | | Programmable timer | 417 |
| | | Set-button interrupt service routine | 417 |
| | | Interrupt interface with two requests | 417 |
| | 17.7.5 | Four-request interrupt controller | 418 |
| Append | dix A: S | Sample VHDL templates | 419 |
| A.1 | Genera | al VHDL constructs | 419 |
| | A.1.1 | Overall code structure | 419 |
| | A.1.2 | Component instantiation | 420 |
| A.2 | Combi | inational circuits | 421 |
| | A.2.1 | Arithmetic operations | 421 |
| | A.2.2 | Fixed-amount shift operations | 422 |

| | A.2.3 | Routing with concurrent statements | 422 |
|-------------|-----------------------------|-------------------------------------|-----|
| | A.2.4 | Routing with if and case statements | 423 |
| | A.2.5 | Combinational circuit using process | 424 |
| A.3 | Memory Components | | 425 |
| | A.3.1 | Register template | 425 |
| | A.3.2 | Register file | 426 |
| A.4 | Regular sequential circuits | | 427 |
| A.5 | FSM | | 428 |
| A.6 | FSMD | 430 | |
| A.7 | S3 boa | ard constraint file (s3.ucf) | 433 |
| References | | | 437 |
| Topic Index | | | 439 |

PREFACE

HDL (hardware description language) and *FPGA* (field-programmable gate array) devices allow designers to quickly develop and simulate a sophisticated digital circuit, realize it on a prototyping device, and verify operation of the physical implementation. As these technologies mature, they have become mainstream practice. We can now use a PC and an inexpensive FPGA prototyping board to construct a complex and sophisticated digital system. This book uses a "learning by doing" approach and illustrates the FPGA and HDL development and design process by a series of examples. A wide range of examples is included, from a simple gate-level circuit to an embedded system with an 8-bit soft-core microcontroller and customized I/O peripherals. All examples can be synthesized and physically tested on a prototyping board.

Focus and audience

Focus The main focus of this book is on the effective derivation of hardware, not the syntax of HDL. Instead of explaining every language construct, the book is limited to a small synthesizable subset and uses about a dozen code templates to provide the skeletons of various types of circuits. These templates are general and can easily be integrated to construct a large, complex system. Although this approach limits the "freedom" of syntactic expression, it will not prevent us from developing innovative hardware architecture. Because of the generality and flexibility of HDL, the same circuit can usually be described by a wide variety of language constructs and coding styles. Many of these codes are intended for modeling. They may lead to unnecessarily complex hardware implementation and sometimes cannot be synthesized at all. The template approach actually forces us to think more about hardware and develop a good coding practice for synthesis. Since we are

more interested in hardware, it is more beneficial to spend time on developing 10 different hardware architectures with the same code template rather than describing the same circuit with 10 different versions of codes.

There are two popular HDLs, *VHDL* and *Verilog*. Both languages are used widely and are IEEE standards. This book uses VHDL, and a separate book with a similar title uses Verilog. Despite the drastic syntactic differences in the two languages, their capabilities are very similar, particularly for our purposes. After we comprehend the design practice and coding methodology in one language, learning the other language is rather straightforward.

Although the book is intended for beginning designers, the examples follow strict design guidelines and prepare readers for future endeavors. The coding and design practice is "forward compatible," which means that:

- The same practice can be applied to large design in the future.
- The same practice can aid other system development tasks, including simulation, timing analysis, verification, and testing.
- The same practice can be applied to ASIC technology and different types of FPGA devices.
- The code can be accepted by synthesis software from different vendors.

In summary, the book is a hands-on, hardware-centric text that involves *minimal HDL* overhead and follows good design and coding practice to achieve *maximal forward comparability*.

Audience and perquisites The book contains three major parts: basic digital circuits, peripheral modules, and embedded microcontroller. The intended audience is students in an introductory or advanced digital system design course as well as practicing engineers who wish to learn FPGA- and HDL-based development. For the materials in the first two parts, readers need to have a basic knowledge of digital systems, usually a required course in electrical engineering and computer engineering curricula. For the materials in the third part, prior exposure to assembly language programming will be helpful.

Logistics

Although a major goal of this book is to teach readers to develop software-independent and device-neutral HDL codes, we have to choose a software package and a prototyping board to synthesize and implement the design examples. The synthesis software and FPGA devices from Xilinx, a leading manufacture in this area, are used in the book.

Software The synthesis software used in the book is the Web version of the Xilinx *ISE* package. The functionality is of this version is similar to that of the full version but supports only a limited number of devices. Most introductory development boards use FPGA devices from the inexpensive Spartan-3 family. Since the Web version supports the Spartan-3 device, it fits our need. The simulation software used in the book is the starter version of Mentor Graphics' *ModelSim XE III* package. It is a customized edition of *ModelSim*. Both software packages are free and can be downloaded from Xilinx's Web site.

FPGA prototyping board This book is prepared to be used with several entry-level FPGA prototyping boards manufactured by Digilent Inc., including the *Spartan-3 Starter*, *Nexys-2*, and *Basys* boards, all of which contain a Spartan-3/3E FPGA device and have

similar I/O peripherals. The design examples in the book are based on the Spartan-3 Starter board (or simply the *S3 board*), but most of them can be used directly in other boards as well. The applicability of the HDL codes is summarized below.

- Spartan-3 Starter 3 (S3) board. The S3 board contains all the peripherals and no additional accessory module is needed. All HDL codes and discussions can be applied to this board directly.
- Nexys-2 board. The Nexys-2 board is a newer board, which contains a larger FPGA device and a larger memory chip. Its peripherals are similar to those in the S3 board. There are two differences. First, the "color depth" of its VGA interface is expanded from 3 bits to 8 bits. The the output of the VGA interface circuits discussed in Chapters 12 and 13 needs to be modified accordingly. Second, it contains a more sophisticated external memory device. Although the device can be configured as an asynchronous SRAM, the timing characteristics is different from that of the S3 board's memory device, and thus the HDL codes for the memory controller in Chapter 10 cannot be used directly. However, the same design principle can be applied to construct a new controller.
- **Basys board**. The Basys board is a simpler board. It lacks the RS-232 connector. To implement the UART module and the serial interface discussed in Chapter 7, we need Digilent's *RS-232 converter peripheral module*. The Basys board has no external memory devices, and thus the discussion of the memory controller in Chapter 10 is not applicable.
- Other FPGA boards. Most peripherals discussed in this book are de facto industrial standards, and the corresponding HDL codes can be used as long as a board provides proper analog interface circuits and connectors. Except for the Xilinx-specific portions, the codes can be applied to the boards based on the FPGA devices from other manufacturers as well.

PC Accessories The design examples include interfaces to several PC peripheral devices. A keyboard, a mouse, and a VGA monitor are required for the respective modules, and a "straight-through" serial cable (the most commonly used type) is required for the UART module. These accessories are widely available and can probably be obtained from an old PC.

Book organization

The book is divided into three major parts. Part I introduces the elementary HDL constructs and their hardware counterparts, and demonstrates the construction of a basic digital circuit with these constructs. It consists of six chapters:

- Chapter 1 describes the skeleton of an HDL program, basic language syntax, and logical operators. Gate-level combinational circuits are derived with these language constructs.
- Chapter 2 provides an overview of an FPGA device, prototyping board, and development flow. The development process is demonstrated by a tutorial on Xilinx ISE synthesis software and a tutorial on Mentor Graphics ModelSim simulation software.
- Chapter 3 introduces HDL's relational and arithmetic operators and routing constructs. These correspond to medium-sized components, such as comparators, adders, and multiplexers. Module-level combinational circuits are derived with these language constructs.

- Chapter 4 covers the codes for memory elements and the construction of "regular" sequential circuits, such as counters and shift registers, in which the state transitions exhibit a regular pattern.
- Chapter 5 discusses the construction of a finite state machine (FSM), which is a sequential circuit whose state transitions do not exhibit a simple, regular pattern.
- Chapter 6 presents the construction of an FSM with data path (FSMD). The FSMD is used to implement register transfer (RT) methodology, in which the system operation is described by data transfers and manipulations among registers.

Part II applies the techniques from Part I to design an array of peripheral modules for the prototyping board. Each chapter covers the development, implementation, and verification of an individual peripheral. These modules can be incorporated to a larger project. Part II consists of seven chapters:

- Chapter 7 discusses the design of a universal asynchronous receiver and transmitter (UART), which provides a serial link to receive and transmit data via the prototyping board's RS-232 port.
- Chapter 8 covers the design of a keyboard interface, which reads scan code from a keyboard. The keyboard is connected via the prototyping board's PS2 port.
- Chapter 9 covers the design of a mouse interface, which obtains the button and movement information from a mouse. The mouse is also connected via the prototyping board's PS2 port.
- Chapter 10 discusses the implementation and timing issues of a memory controller. The controller is used to read data from and write data to the two static random access memory (SRAM) devices on the S3 board.
- Chapter 11 discusses the inference and application of Spartan-3 device-specific components. The focus is on the FPGA's internal memory blocks and the digital clock management (DCM) circuit.
- Chapter 12 presents the design and implementation of a video controller. The discussion covers the generation of video synchronization signals and shows the construction of simple bit- and object-mapped graphical interface. The monitor is connected to the prototyping board's VGA port.
- Chapter 13 continues development of the video controller. The discussion illustrates the construction of text interface and general tile-mapped scheme.

Part III introduces an FPGA-based soft-core microcontroller, known as *PicoBlaze*, and demonstrates the integration of a general-purpose processor and customized circuit. It includes four chapters:

- Chapter 14 provides an overview of the organization and instruction set of PicoBlaze.
- Chapter 15 introduces the basic assembly programming and provides an overview of the development process.
- Chapter 16 discusses PicoBlaze's I/O feature and illustrates the procedure to derive customized circuits to interface other I/O peripherals.
- Chapter 17 discusses PicoBlaze's interrupt capability and demonstrates the construction of a customized interrupt-handling circuit.

In addition to regular chapters, the appendix summarizes and lists all code templates.

Special marks^{Xilinx specific} While the examples of this book are implemented on a Xilinx-based prototyping board and the codes are synthesized by Xilinx ISE software, we try to make the HDL codes device-independent and software-neutral as much as possible. Most discussions and codes can be applied to different target devices and different synthesis

software as well. However, certain codes or device features are unique to Xilinx ISE software or Spartan-3 FPGA devices. We use the *Xilinx specific* superscript, as in the heading of this section, to indicate that the discussion in the corresponding section or chapter is unique to Xilinx.

Similarly, we use marginal notes, such as the one shown on the outer edge, to indicate that the discussion in the paragraph is unique to Xilinx. This note indicates that the code Xilinx or design is no longer portable and needs to be revised when a different software package specific or target device is used.

Instructional use

The book can be a good companion text for an introductory digital systems course or an advanced project-oriented course. In an introductory digital systems course, the book supplies the lab portion of the curriculum. The chapters in Part I basically follow the sequence of a typical curriculum and can be presented along with regular lectures. One or two peripheral modules can be selected as case studies, and corresponding experiments can be used as term projects.

In an advanced project-oriented course, the book provides a base for independent projects. The materials in Part I should be treated as an overview or refresher, which provides a general background on HDL, synthesis, and FPGA boards. Some modules in Part II can be used to demonstrate the design of more complex circuits. These modules can also be considered as building blocks (i.e., IPs) or subsystems to be integrated into final projects. The PicoBlaze microcontroller in Part III can be used as general-purpose processor if an embedded-system type of project is desired.

Companion Web site

An accompanying Web site (http://academic.csuohio.edu/chu_p/rtl) provides additional information, including the following materials:

- Errata
- Code templates
- HDL code listing and relevant files
- Links to synthesis and simulation software
- Links to referenced materials
- Additional project ideas

Errata The book is self-prepared, which means that the author has produced all aspects of the text, including illustrations, tables, code listings, indexing, and formatting. As errors are always bound to happen, the accompanying Web site provides an updated errata sheet and a place to report errors.

P. P. CHU

Cleveland, Ohio October 2007

ACKNOWLEDGMENTS

The author would like to express his gratitude to Professor George L. Kramerich for his encouragement and help.

The author also thanks John Wiley & Sons, Inc. for giving permission to use Figures 3.1, 3.2, 4.2, 4.10, 4.11, and 6.5 from my text *RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability*, and Xilinx, Inc. for giving permission to use Figures 2.3 and 8.3 from the *Spartan-3 Starter Kit Board User Guide*.

All trademarks used or referred to in this book are the property of their respective owners.

P. P. Chu