PS2 KEYBOARD

8.1 INTRODUCTION

PS2 port was introduced in IBM's Personal System/2 personnel computers. It is a widely supported interface for a keyboard and mouse to communicate with the host. The PS2 port contains two wires for communication purposes. One wire is for data, which is transmitted in a serial stream. The other wire is for the clock information, which specifies when the data is valid and can be retrieved. The information is transmitted as an 1 1-bit "packet" that contains a start bit, 8 data bits, an odd parity bit, and a stop bit. Whereas the basic format of the packet is identical for a keyboard and a mouse, the interpretation for the data bits is different. The FPGA prototyping board has a PS2 port and acts as a host. We discuss the keyboard interface in this chapter and cover the mouse interface in Chapter 9.

The communication of the PS2 port is bidirectional and the host can send a command to the keyboard or mouse to set certain parameters. For our purposes, the bidirectional communication is hardly required for the PS2 keyboard, and thus our discussion is limited to one direction, from the keyboard to the prototyping board. Bidirectional design will be examined in the mouse interface in Chapter 9.

Figure 8.1 Timing diagram of a **PS2** port.

8.2 PS2 RECEIVING SUBSYSTEM

8.2.1 Physical interface of a PS2 port

In addition to data and clock lines, the **PS2** port includes connections for power (i.e., *Vcc)* and ground. The power is supplied by the host. In the original PS2 port, V_{cc} is 5 V and the outputs of the data and clock lines are open-collector. However, most current keyboards and mice can work well with 3.3 V. For an older keyboard and mouse, the 5-V supply can be obtained by switching the **52** jumper on the S3 board. The **FPGA** should still function properly since its I/O pins can tolerate 5-V input.

8.2.2 Device-to-host communication protocol

A **PS2** device and its host communicate via packets. The basic timing diagram of transmitting a packet from a **PS2** device to a host is shown in Figure 8.1, in which the data and clock signals are labeled ps2d and ps2c, respectively.

The data is transmitted in a serial stream, and its format is similar to that of a UART. Transmission begins with a start bit, followed by 8 data bits and an odd parity bit, and ends with a stop bit. Unlike a UART, the clock information is carried in a separate clock signal, ps2c. The falling edge of the ps2c signal indicates that the corresponding bit in the ps2d line is valid and can be retrieved. The clock period of the ps2c signal is between 60 and 100 *ps* (i.e., 10 kHz to 16.7 kHz), and the ps2d signal is stable at least 5 *ps* before and after the falling edge of the ps2c signal.

8.2.3 Design and code

The design of the **PS2** port receiving subsystem is somewhat similar to that of a UART receiver. Instead of using the oversampling scheme, the falling-edge of the ps2c signal is used as the reference point to retrieve data. The subsystem includes a falling edge detection circuit, which generates a one-clock-cycle tick at the falling edge of the ps2c signal, and the receiver, which shifts in and assembles the serial bits.

The edge detection circuit discussed in Section 5.3.1 can be used to detect the falling edge and generate an enable tick. However, because of the potential noise and slow transition, a simple filtering circuit is added to eliminate glitches. Its code is

```
__ register 
process (clk , reset) 
   ... 
   f ilter-reg <= f ilter-next ;
```

```
... end process; 
-- 1- bit shifter 
filter-next <= ps2c & filter-reg(7 downto 1); 
_- "filter " 
f_{PS2c\_next} \leq '1' when filter_{reg} = "11111111" else
                 '0' when f ilter~reg="00000000" else 
                 f-ps2c-reg;
```
The circuit is composed of an 8-bit shift register and returns a '1' or '0' when eight consecutive 1's or 0's are received. Any glitches shorter than eight clock cycles will be ignored (i.e., filtered out). The filtered output signal is then fed to the regular falling-edge detection circuit.

The ASMD chart of the receiver is shown in Figure 8.2. The receiver is initially in the **idle** state. It includes an additional control signal, **rx-en,** which is used to enable or disable the receiving operation. The purpose of the signal is to coordinate the bidirectional operation. It can be set to '1' for the keyboard interface.

After the first falling-edge tick and the **rx-en** signal are asserted, the FSMD shifts in the start bit and moves to the **dps** state. Since the received data is in fixed format, we shift in the remaining 10 bits in a single state rather than using separate **data, parity,** and **stop** states. The FSMD then moves to the **load** state, in which one extra clock cycle is provided to complete the shifting of the stop bit, and the **psrx-done-tick** signal **is** asserted for one clock cycle. The HDL code consists of the filtering circuit and an FSMD, which follows the ASMD chart. It is shown in Listing 8.1.

```
Listing 8.1 PS2 port receiver
```

```
library ieee; 
 use i e e e . s t d - l o g i c - 1 1 6 4 . all ; 
 use ieee. numeric-std. all ; 
 entity ps2-rx is 
     5port ( 
        clk, reset: in std-logic; 
        ps2d, ps2c: in std-logic; -- key data, key clock 
        rx-en : in std-logic ; 
        rx-done-tick: out std-logic; 
10dout: out std-logic-vector (7 downto 0) 
     ); 
 end ps2-rx; 
 architecture arch of ps2-rx is 
15type statetype is (idle, dps, load); 
     signal state-reg , state-next : statetype; 
     signal f ilter-reg , f ilter-next : 
     signal f -ps2c_reg, f -ps2c_next : std-logic ; 
     signal n-reg , n-next : unsigned (3 downto 0) ; 
     signal f all-edge : std-logic ; 
             std-logic-vector (7 downto 0) ; 
zo signal b-reg , b-next : std-logic-vector (10 downto 0) ; 
 begin ___________________________________________________ __________________________________________------- 
2s -- filter and falling edge tick generation for ps2c
```


Figure 8.2 ASMD chart of the PS2 port receiver.

```
-_ ____________________----------------------------- ________________________________________--------- 
     process (clk , reset) 
     begin 
         if reset='l' then 
30 filter-reg <= (otbers=>'O'); 
             f_ps2c_reg \leq '0';
             filter-reg <= filter-next; 
             f_p s2c_reg \leq f_p s2c_next;elsif (clk'event and clk='l') then 
15end if ; 
     end process; 
     filter-next <= ps2c & filter-reg(7 downto 1); 
     f_{PS2c\_next} \leq '1' when filter_{reg} = "11111111" else
40'0' when filter~reg=''00000000" else 
     fall_edge <= f_ps2c_reg and (not f_ps2c_next);
                        f-ps2c-reg; 
ss 
65 
70 
75 
     ________________________________________-_-_---_-_- _-___--__-_--__-__------------------------------- 
45-- fsmd to extract the 8-bit data 
     __ _-____--________--__-_------------------_-_------ ______-_________________________________--------- 
     -_ registers 
     process (clk , reset) 
     begin 
so if reset='l' then 
             state-reg <= idle; 
             n_{\text{reg}} \leq (others = > '0');
             b-reg <= (others=>'O'); 
             state_reg <= state_next;
             n-reg <= n-next; 
             b_{\text{reg}} \le b_{\text{next}};elsif (clk'event and clk='l') then 
         end if ; 
     end process; 
     process (state_reg, n_reg, b_reg, fall_edge, rx_en, ps2d)
     begin 
w-- next-state logic 
         rx_done_tick <='0';
         state_next <= state_reg;
         n_{\text{next}} \leq n_{\text{reg}};
         b_next \leq b_nreg;
         case state-reg is 
             when idle => 
                 if fall\_edge=' 1' and rx\_en=' 1' then
                    __ shift in start bit 
                    b-next <= ps2d & b-reg(l0 downto 1); 
                    n_{\text{next}} \leq m = "1001";
                    state_next <= dps;
                 end if; 
             when \text{dps} => - 8 data + 1 parity + 1 stop
                 if fall_edge='1' then
                 b-next <= ps2d & b-reg(l0 downto 1); 
                    if n_reg = 0 then
```

ESC F4 F3 F ₂ F1 05 76 06 04 0C	F6 F5 F8 F7 03 0B 83 0A	F12 F9 F10 F11 09 07 78 01 E075
3# @ 4\$ 2 11 25 16 26 0E 1E	5% 6^ 7& 8* 9 U 2E 3D 45 3E 46 36	Back Space юŵ E074 4E 55 66
TAB w Е R Q 15 0 _D 24 $_{\rm 2D}$ 1D	П 35 3C 2 ^C 43 44	Р dens 4D 54 5D 5 _B E06B
Caps Lock s D А 58 23 1 ^C 2B 1B	н G J N 34 33 3B 42 4 _B	Enter ። 52 4 ^C 5A E072
Shift Shift М ? С в N ,≺ $\ddot{}$ ♦ ♤ 22 32 59 12 21 31 3A 2A 49 1A 41 4A		
Ctrl Alt	Space	Ctrl Alt
14 11	29	E011 E014

Figure 8.3 All rights reserved.) Scan code of the PS2 keyboard. (Courtesy of Xilinx, Inc. *0* Xilinx, Inc. 1994-2007.

```
85 
                      state_next <=load;
                      n_{n} next \leq n_{n} neg - 1;
no else 
                 end if ; 
              end if ; 
           when load => 
              -- I extra clock to complete fhe last shift 
              state_next <= idle;
              rx-done-tick <='1'; 
        end case; 
    end process; 
     dout <= b-reg(8 downto 1); -- data bits 
90-- output 
 end arch;
```
There is no error detection circuit in the description. **A** more robust design should check the correctness of the start, parity, and stop bits and include a watchdog timer to prevent the keyboard from being locked in an incorrect state. This is left as an experiment at the end of the chapter.

8.3 PS2 KEYBOARD SCAN CODE

8.3.1 Overview of the scan code

A keyboard consists of a matrix of keys and an embedded microcontroller that monitors (i.e., scans) the activities of the keys and sends *scan code* accordingly. Three types of key activities are observed:

- *0* When a key is pressed, the *make code* of the key is transmitted.
- *0* When a key is held down continuously, a condition known as *typematic,* the make code is transmitted repeatedly at a specific rate. By default, a PS2 keyboard transmits the make code about every 100 ms after a key has been held down for 0.5 second.
- *0* When a key is released, the *break code* of the key is transmitted.

The make code of the main part of a PS2 keyboard is shown in Figure 8.3. It is normally 1 byte wide and represented by two hexadecimal numbers. For example, the make code of the **A** key is IC. This code can be conveyed by one packet when transmitted. The make codes of a handful of special-purpose keys, which are known as the *extended keys,* can have 2 to 4 bytes. **A** few of these keys are shown in Figure 8.3. For example, the make code of the upper arrow on the right is EO 75. Multiple packets are needed for the transmission. The break codes of the regular keys consist of FO followed by the make code of the key. For example, the break code of the **A** key is FO 1C.

The PS2 keyboard transmits a sequence of codes according to the key activities. For example, when we press and release the **A** key, the keyboard first transmits its make code and then the break code:

1C FO 1C

If we hold the key down for awhile before releasing it, the make code will be transmitted multiple times:

1C 1C 1C ... 1C **FO** 1C

Multiple keys can be pressed at the same time. For example, we can first press the shift key (whose make code is 12) and then the **A** key, and release the **A** key and then release the shift key. The transmitted code sequence follows the make and break codes of the two keys:

12 1C FO 1C FO **12**

The previous sequence is how we normally obtain an uppercase **A.** Note that there is no special code to distinguish the lower- and uppercase keys. It is the responsibility of the host device to keep track of whether the shift key is pressed and to determine the case accordingly.

8.3.2 Scan code monitor circuit

The scan code monitor circuit monitors the arrival of the received packets and displays the scan codes on a PC's HyperTerminal window. The basic design approach is to first split the received scan code into two 4-bit parts and treat them as two hexadecimal digits, and then convert the two digits to ASCII code words and send the words to a PC via the UART. The received scan codes should be displayed similar to the previous example sequences. The program is shown in Listing 8.2.

Listing 8.2 PS2 keyboard scan code monitor circuit

```
library ieee; 
 use i e e e . s t d - l o g i c - 1 1 6 4 . all ; 
 use ieee . numeric-std. all ; 
 entity kb-monitor is 
5port ( 
        clk, reset: in std-logic; 
        ps2d, ps2c: in std-logic; 
        tx: out std-logic 
     ); 
10end kb-monitor; 
 architecture arch of kb-monitor is 
     constant SP: std-logic-vector (7 downto 0) :="00100000"; 
     __ blank space in ASCII
```

```
signal state_reg, state_next: statetype;
    signal 
scan-data , w-data: std-logic-vector (7 downto. 0) ; 
    signal 
scan-done-tick, wr-uart: std-logic; 
    signal 
ascii-code : std-logic-vector (7 downto 0) ; 
<sup>20</sup> signal hex_in: std_logic_vector (3 downto 0);
 begin 
    _- 
    ins 
__ 
antiation 
25-- ins 
antiate PS2 receiver 
    __ 
15type statetype is (idle, sendl, send0, sendb); 
30 
35 
45 
KI 
65 
    ps2-rx-unit : entity work. ps2-rx (arch) 
       port map(clk=>clk, reset=>reset, rx_en=>'1',
               ps2d=>ps2d, ps2c=>ps2c, 
               rx-done-tick=>scan-done-tick, 
               dout = >scan_data;
    __ instantiate UART 
    uart_unit: entity work.uart(str_arch)
       port map(clk=>clk, reset=>reset, rd\_uart=>0',
               wr-uart=>wr-uart , rx=> '1' , w-data=>w-data, 
               tx-full=>open, rx-empty=>open , r-data=>open, 
               tx => tx);
    __ 
40-- FSM to send 3 ASCII characters __ 
    -- state registers 
    process (clk, reset)
    begin 
       if reset='l' then 
       elsif (clk'event and clk='1') then
       end if ; 
          state-reg <= idle; 
          state_reg <= state_next;
50end process; 
    __ next-state logic 
    process (state-reg , scan-done-tick , ascii-code) 
    begin 
       wr\_uart \leq v'0';state_next <= state_reg;
       case state-reg is 
55w-data <= SP; 
          when idle => -- start when a scan code received 
             if scan\_done\_tick='1' then
               state\_next \leq send1;
             end if ; 
             w-data <= ascii-code; 
             wr\_uart \leq '1';state_next <= send0;
             w-data <= ascii-code; 
          when send1 => -- send higher hex char
          when send0 => -- send lower hex char
```

```
wr\_uart \leq v/1;
                         state_next <= sendb;
                         w data \leq SP;
                         wr\_uart \leq '1';state_next \leq idle;
70 when sendb => -- send blank space char 
              end case; 
75end process; 
        -- scan code to ASCII display -- 
so -- split the scan code into two 4-bit hex 
         hex-in <= scan-data (7 
downto 4) when state-reg=sendl else 
                            scan-data (3 
downto 0); 
         -- hex digit to ASCII 
code 
         with hex-in select 
85 ascii_code <=
                      00 1 10000 It when 
'~0000" , -- 0
                     " 00110000" when " 0000", -- 0<br>" 00110001" when " 0001", -- 1
                    "00110010" when "0010",
                     " 00110010" when " 0010", --2<br>" 00110011" when " 0011", --3
 % 00110011" when "0011", -- 3<br>% 00110100" when "0100", -- 4<sup>%</sup>
                     100110100 when "0100", -- 4<br>
100110101 when "0101", -- 5
                     100110101 when 10101, -5<br>
100110110 when 10110, -6'I 00 11 0 1 1 1 when 
"Olll", -- 7
                     \text{'}\substack{0.0110111" \text{ when}} \quad \text{''}\substack{0.111'' \text{,}} \quad -7 \quad \text{''}\substack{0.0111000'' \text{ when}} \quad \text{''}\substack{1000'' \text{,}} \quad -8 \quad \text{''}\substack{0.0111000'' \text{ when}} \quad \text{''}\substack{0.0111000'' \text{ when}} \quad \text{''}\substack{0.0111000'' \text{ when}} \quad \text{''}\substack{0.0111000'' \text{ when}} \quad \text{''}\substack{0.0111000'' \text{ when95'I 00 11 100 1 when 
"lOOl", -- 9
                     "100111001" when "1001", -- 9<br>
"01000001" when "1010", -- A
                    "01000010" when "1011",
                     "01000011 when 
"1100", -- c 
                     " 10000011" when "1100", -- C<br>"01000100" when "1101", -- D
                       01000100" when "1101", -- D<br>01000101" when "1110", -- E
                     101000101" when "1110", -- E<br>'01000110" when others; -- F
IW 
   end arch; 
                                                  "0001", -- 1<br>"0010", -- 2
                                                  "1010", -- A<br>"1011", -- B
```
An FSM is used to control the overall operation. The UART operation is initiated when a new scan code is received (as indicated by the assertion of scan-done-tick). The FSM circulates through the sendl, send0, and sendb states, in which the ASCII codes of the upper hexadecimal digit, lower hexadecimal digit, and blank space are written to the UART. Recall that the UART has a FIFO of four words, and thus no overflow will occur. Note that the UART receiver is not used and the corresponding ports are mapped to constants or **open.**

8.4 PS2 KEYBOARD INTERFACE CIRCUIT

As discussed in Section 8.3.1, a sequence of packets is transmitted even for simple keyboard activities. It will be quite involved if we want to cover all possible combinations. In this section, we assume that only one regular key is pressed and released at a time and design a circuit that returns the make code of this key. This design provides a simple way to send a character or digit to the prototyping board and should be satisfactory for our purposes.

Figure 8.4 Block diagram of a last-released key circuit.

8.4.1 Basic design and HDL code

The keyboard circuit, as a UART, is a peripheral circuit of a large system and needs a mechanism to communicate with the main system. The flagging and buffering schemes discussed in Section 7.2.4 can be applied for the keyboard circuit as well. We use a fourword FIFO buffer as the interface in this design.

The top-level conceptual diagram is shown in Figure 8.4. It consists of the PS2 receiver, a FIFO buffer, and a control FSM. The basic idea is to use the FSM to keep track of the FO packet of the break code. After it is received, the next packet should be the make code of this key and is written into the FIFO buffer. Note that this scheme cannot be applied to the extended keys since their make codes involve multiple packets. The corresponding HDL code is shown in Listing 8.3.

Listing 8.3 PS2 keyboard last-released key circuit

```
library ieee; 
 use ieee. std-logic-1164. all ; 
 use ieee. numeric-std. all ; 
 entity kb-code is 
5generic (W-SIZE : integer : =2) ; -- 2A W-SIZE words in FIFO 
    port ( 
       clk, reset: in std-logic; 
       ps2d, ps2c: in std-logic; 
       rd-key-code : in std-logic ; 
        kb-buf-empty: out std-logic 
10key-code : out std-logic-vector (7 downto 0) ; 
    ); 
 end kb-code; 
I5 architecture arch of kb-code is 
    constant BRK: std-logic-vector (7 downto 0) :="11110000"; 
    -- FO (break code) 
    type statetype is (wait-brk, get-code) ; 
     signal state-reg , state-next : statetype; 
    signal scan-done-tick , got-code-tick: std-logic; 
20signal scan-out , w-data: std-logic-vector (7 downto 0) ; 
  begin -_
```
2s -- *instantiation*

```
ps2-rx-unit : entity work. ps2-rx (arch) 
       port map(clk=>clk, reset=>reset, rx_{en}=>'1',
                ps2d=>ps2d, ps2c=>ps2c, 
                rx-done-tick=>scan-done-tick, 
30 
                dout=>scan-out) ; 
    fifo-key-unit: entity work.fifo(arch) 
       generic map(B=>8, W=>W-SIZE) 
       port map( clk=>clk , reset=>reset , rd=>rd-key-code , 
35
                wr=>got-code-tick, w-data=>scan-out, 
                empty=>kb-buf-empty, full=>open, 
                r-data=>key-code); 
40-- 
    -- FSM to get the scan code after FO received 
    process (clk, reset)
    begin 
       if reset='l' then 
45 
          state_reg <= wait_brk;
       elsif (clk'event and clk='1') then
          state_reg <= state_next;
       end if ; 
50 end process; 
     process (state-reg , scan-done-tick , 
scan-out) 
    begin 
       got-code-tick <='O'; 
55state-next <= state-reg; 
       case state-reg is 
          when wait-brk => -- wait for 
FO of break code 
             if scan-done-tick='l' and 
scan-out=BRK then 
                state\_next \leq = get\_code;end if ; 
60 
          when get-code => -- get the 
ollowing scan code 
             if scan\_done\_tick='1' then
                got\_code\_tick \leq '1';state_next <= wait_brk;
hl end if ; 
       end case; 
    end process; 
 end arch;
```
The main part of the code is the FSM, which screens for the break code and coordinates the operation of two other modules. It checks the received packets in the wait-brk state continuously. When the FO packet **is** detected, it moves to the get-code state and waits for the next packet, which is the make code of the key. The FSM then asserts the code-done-tick signal for one clock cycle and returns to the wait-brk state.

Figure 8.5 Block diagram of a keyboard verification circuit.

8.4.2 Verification circuit

We design a simple serial interface and decoding circuit to verify operation of the PS2 keyboard interface. The top-level block diagram is shown in Figure 8.5. The circuit converts a key's make code to the corresponding ASCII code and then sends the ASCII code to the UART. The corresponding character or digits can be displayed in the HyperTerminal window. The HDL code for the conversion circuit is shown in Listing 8.4.

Listing 8.4 Keyboard make code to ASCII code

```
library ieee; 
  use i e e e . s t d - l o g i c - 1 1 6 4 . all ; 
  use ieee. numeric-std. all ; 
  entity key2ascii is 
       5port ( 
            key-code : in std-logic-vector (7 downto 0) ; 
            ascii-code : out std-logic-vector (7 downto 0) 
       ); 
  end key2ascii ; 
10 
  architecture arch of key2ascii is 
  begin 
       with key-code select 
            ascii-code <= 
15 15 1000110000 " when 10000101", -0<br>-100110001 when 10001010 -1"00110001" when "00010110", -- 1<br>"00110010" when "00011110", -- 2
                 "00110010" when "00011110", -2<br>"00110011" when "00100110", -3"00110011" when "00100110", -3<br>"00110100" when "00100101", -4"00110100" when "00100101", -4<br>"00110101" when "00101110", -5"00110101" when "00101110", -5<br>"00110110" when "00110110", -620 
                 "00110110" when "00110110", -6<br>"00110111" when "00111101", -7"00110111" when "00111101", -- 7<br>"00111000" when "00111110", -- 8
                 "00111000" when "00111110", - 8<br>"00111001" when "01000110", - 9"00111001" when "01000110",
25
                 "01000001" when "00011100", - A<br>"01000010" when "00110010", - B"01000010" when "00110010", - B<br>"01000011" when "00100001", - C"01000011" when "00100001", - C<br>"01000100" when "00100011", - D"01000100" when "00100011", - D<br>"01000101" when "00100100", - E"01000101" when "00100100",
30
```


The complete code for the verification circuit follows the block diagram and is shown in Listing 8.5.

Listing 8.5 Keyboard verification circuit

```
library ieee; 
 use i e e e . s t d - l o g i c - 1 1 6 4 . all ; 
 use ieee . numeric-std. all ; 
 entity kb-test is 
I port ( 
        clk, reset: in std-logic; 
        ps2d, ps2c: in std-logic; 
        tx : out std-logic 
    );
```

```
10end kb-test; 
 architecture arch of kb-test is 
     signal scan-data, w-data: std-logic-vector (7 downto 0) ; 
     signal kb_not_empty, kb_buf_empty: std_logic;
IS signal key-code , ascii-code : std-logic-vector (7 downto 0) ; 
 begin 
    kb-code-unit : entity work. kb-code(arch) 
        port map(clk=>clk, reset=>reset , ps2d=>ps2d, ps2c=>ps2c, 
                 rd-key-code=>kb-not-empty, key-code=>key-code, 
20kb-buf-empty=>kb_buf-empty); 
    uart_unit: entity work.uart (str_arch)
        port map(clk=>clk, reset=>reset, rd_uart=>'0',
                 wr-uart=>kb-not-empty, rx=>'l', 
                 v_data = > \text{ascii\_code}, tx_full = >\text{open},
25rx-empty=>open, r-data=>open, tx=>tx); 
    key2a-unit : entity work. key2ascii(arch) 
        port map(key-code=>key-code, ascii-code=>ascii-code); 
    kb-not-empty <= not kb-buf-empty; 
30end arch;
```
8.5 BIBLIOGRAPHIC NOTES

196 ps2 KEYBOARD

Three articles, "PS/2 Mouse/Keyboard Protocol," "PS/2 Keyboard Interface," and "PS/2 Mouse Interface," by Adam Chapweske, provide detailed information on the PS2 keyboard and mouse interface. They can be found at the http://www.computer-engineering.org site. *Rapid Prototyping* of *Digital Systems: Quartus@ II Edition* by James *0.* Hamblen et al. also contains a chapter on the PS2 port and the keyboard and mouse protocols.

8.6 SUGGESTED EXPERIMENTS

8.6.1 Alternative keyboard interface I

The interface circuit in Section 8.4 returns the make code of the last released key and thus ignores the typematic condition. An alternative approach is to consider the typematic condition. The keyboard interface circuit should return a key's make code repeatedly when it is held down and ignore the final break code. For simplicity, we assume that the extended keys are not used. Design the new interface circuit, resynthesize the verification circuit, and verify operation of the new interface circuit.

8.6.2 Alternative keyboard interface II

We can expand the interface circuit to distinguish whether the shift key is pressed so that both lower- and uppercase characters can be entered. The expanded circuit can be modified as follows:

0 The **keycode** output should be extended from 8 bits to 9 bits. The extra bit indicates whether the shift key is held down.

- *0* The FSM should add a special branch to process the make and break codes of the shift key and set the value of the corresponding bit accordingly.
- *0* The width of the FIFO buffer should be extended to 9 bits.

Design the expanded interface circuit, modify the **key2ascii** circuit to handle both lowerand uppercase characters, resynthesize the verification circuit, and verify operation of the expanded interface circuit.

8.6.3 PS2 receiving subsystem with watchdog timer

There is no error-handling capability in the PS2 receiving subsystem in Section 8.2. The potential noise and glitches in the **ps2c** signal may cause the FSMD to be stuck in an incorrect state. One way to deal with this problem is to add a watchdog timer. The timer is initiated every time the f **all-edge-tick** signal is asserted in the **get-bit** state. The **time-out** signal is asserted if no subsequently falling edge arrives in the next 20 *ps,* and the FSMD returns to the **idle** state. Design the modified receiving subsystem, derive a testbench, and use simulation to verify its operation.

8.6.4 Keyboard-controlled stopwatch

Consider the enhanced stopwatch in Experiment 4.7.6. Operation of the stopwatch is controlled by three switches on the prototyping board. We can use the keyboard to send commands to the stopwatch:

- *0* When the C (for "clear") key is pressed, the stopwatch aborts the current counting, is cleared to zero, and sets the counting direction to ''up.''
- *0* When the G (for "go") key is pressed, the stopwatch starts to count.
- *0* When the P (for "pause") key is pressed, the counting pauses.
- *0* When the U (for "up-down") key is pressed, the stopwatch reverses the direction of counting.
- *0* All other keys will be ignored.

Design the new stopwatch, synthesize the circuit, and verify its operation.

8.6.5 Keyboard-controlled rotating LED banner

Consider the rotating LED banner circuit in Experiment 4.7.5. We can use a keyboard to control its operation and dynamically modify the digits in the banner:

- *0* When the G (for "go") key is pressed, the LED banner rotates.
- *0* When the P (for "pause") key is pressed, the LED banner pauses.
- *0* When the D (for "direction") key is pressed, the LED banner reverses the direction of rotation.
- When a decimal digit (i.e., $0, 1, \ldots, 9$) key is pressed, the banner will be modified. The banner can be treated as a 10-word FIFO buffer. The new digit will be inserted at the beginning (i.e., the leftmost position) of the banner, and the rightmost digit will be shifted out and discarded.
- *0* All other keys will be ignored.

Design the new rotating LED banner, synthesize the circuit, and verify its operation.