PICOBLAZE ASSEMBLY CODE DEVELOPMENT

15.1 INTRODUCTION

Because of its simplicity, PicoBlaze cannot effectively support high-level programming languages and the code is generally developed in assembly language. In this chapter, we provide an overview of code development, which is illustrated in a bottom-up fashion. We first introduce the segments of frequently used data and control operations and then examine the use of a subroutine and finally outline the derivation of overall program structure.

15.2 USEFUL CODE SEGMENTS

The PicoBlaze microcontroller contains instructions for byte-oriented data manipulation and simple conditional branch. In this section, we illustrate how to construct code to perform bit and multiple-byte operations and to realize frequently used high-level language control constructs.

15.2.1 KCPSM3 conventions

The KCPSM3 assembler uses the following conventions in an assembly program:

- Use a ":" sign after a symbolic address in code, as in "done:".
- *⁰*Use a "; " sign before a comment.
- *0* Use HH for a constant, in which H is a hexadecimal digit.

FPGA Protovpiping by VHDL Examples. By Pong P. Chu Copyright @ 2008 John Wiley & Sons, Inc.

An example of a code segment follows:

```
;this is a demo segment 
   test SO, 82; compare SO with 1000 -001 0 
   jump z, clr-sl ;if MSB of SO is 0, go to clr-sl 
   load sl, FF ;no, load lIlI_lIIl to sl 
  load sl, 01 ; load 0000 -0001 to sl 
clr-sl:
```
15.2.2 Bit manipulation

PicoBlaze's instruction set is primarily for byte-oriented operations. Bit-oriented operations are frequently needed to control low-level I/O activities, such as testing, setting, and clearing a 1-bit flag signal.

To manipulate a single bit, we first define a *musk* to isolate and preserve (i.e., mask) the unrelated bits and then apply the designated operation on the desired bits (i.e., unmasked bits). We can set, clear, and toggle (i.e., invert) some bits of a data byte by performing **or, and,** and **xor** instructions with a proper mask. The following code segment shows how to set, clear, and toggle the second LSB of the **SO** register:

```
constant SET-MASK , 02 ;mask=0000~0010 
constant CLR-MASK , FD ;mask=IlIl-llOl 
constant TOG-MASK , 02 ;mask=OOOO-OOIO 
or SO, SET-MASK ;set 2nd LSB to 1 
and SO, CLR-MASK ;clear 2nd LSB to 0 
xor SO, TOG-MASK ; toggle 2nd LSB
```
The toggle operation is based on the observation that for any Boolean variable $x, x \oplus 0 = x$ and $x \oplus 1 = x'$. The same principle can be applied to multiple bits. For example, we can clear the upper nibble (i.e., four MSBs) by using

```
and SO, OF ; mask =OOOO -1 1 I 1
```
We can also apply the concept of the and mask to the **test** instruction to check a single bit. For example, the following code segment tests the MSB of the **SO** register and branches to a proper routine accordingly:

```
test s0, 80; mask=1000_0000<br>jump nz, msb_set ; MSB is 1, brand
                               jump nz, msb-set ;MSB is 1, branch to msb-set 
    ;code for MSB not set 
    jump done 
    ;code for MSB set 
msb-set : 
    ... done : 
    ...
```
A single bit can be extracted by applying the previous code. For example, the following code segment extracts the MSB of the **SO** register and stores it in the **si** register:

```
load sl, 00 
test SO, 80 ;mask=1000~0000, extract MSB 
jump z, done ;yes, MSB is 0 
load sl, 01 ;no, load 1 to sl
```
done : ~ 10 .

15.2.3 Multiple-byte manipulation

A microcontroller sometimes needs to handle wide, multiple-byte data, such as a large counter. Since the data width of PicoBlaze is 8 bits, processing this type of data requires a mechanism to propagate information between two successive instructions. PicoBlaze uses the carry flag for this purpose. For the arithmetic instructions, there are two versions for addition and subtraction, one with carry and one without carry, as in the **add** and **addcy** instructions. For the shift and rotate instructions, carry can be shifted into the MSB or LSB of a register, and vice versa.

Assume that **x** and y are 24-bit data and each occupies three registers. The following code segment illustrates the use of carry in multiple-byte addition:

```
namereg SO, x0 ;least significant byte of x 
namereg sl, xl ;middle byte of x 
namereg s2, x2 ;most significant byte of x 
namereg s3, yo ;least significant byte of y 
namereg s4, yl ;middle byte of y 
namereg s5, y2 ;most significant byte of y 
;add: {x2,xl,xO} + {y2,yl,yO} 
add x0, yo ; add 1 east significant bytes 
addcy xl, yl ;add middle bytes with carry 
addcy x2, y2 ;add most significant bytes with carry
```
The first instruction performs normal addition of the least significant bytes and stores the carry-out bit into the carry flag. The second instruction then includes the carry flag when adding the middle bytes. Similarly, the third instruction uses the carry flag from the previous addition to obtain the result for the most significant bytes.

The incrementing and subtraction of multiple bytes can be achieved in a similar fashion:

```
; increment : { x2, XI, XO } + I
add x0, 01 ; inc least significant byte 
addcy xi, 00 ;add carry to middle byte 
addcy x2, 00 ;add carry to most significant byte 
;subtract: (x2,xl ,xO} - (y2,yl ,yo} 
sub x0, yo ;sub least significant byte 
subcy xl, yl ;sub middle byte with borrow 
subcy x2, y2 ;sub most significant byte with borrow'
```
Multiple-byte data can be shifted by including the carry flag in the individual shift instruction. For example, the **sla** instruction shifts data left one position and shifts the carry flag into LSB. The code for shifting a 3-byte data left can be written as

```
; shift { x2, xl , x0 } via carry 
              ,510 xo ;O to LSB of x0, MSB of x0 to carry 
sla xi ;carry to LSB of xl, MSB of xl to carry 
sla x2 ;carry to LSB of x2, MSB of x2 to carry
```
15.2.4 Control structure

A high-level programming language usually contains various control constructs to alter the execution sequence. These include the if-then-else, case, and for-loop statements. On the other hand, PicoBlaze provides only simple conditional and unconditional **jump** instructions. Despite its simplicity, we can use them with a **test** or **compare** instruction to implement the high-level control constructs. The following examples illustrate the construction of the if-then-else, case, and for-loop statements.

Let us first consider the if-then-else statement:

```
if (s0 == s1) {
   /* then-branch statements */ 
ŀ
else { 
   /* else-branch statements */ 
3
```
The corresponding assembly code segment is

```
compare SO, sl 
   jump nz, else-branch 
   ;code for then branch 
   ... 
   jump if-done 
else-branch : 
   ;code for else branch 
   \ldotsif_done:
   ;code following if statement 
    ...
```
The code uses the **compare** instruction to check the **sO==sl** condition and to set the zero flag. The following **jump** instruction examines the flag and jumps to the else branch if the flag is not set.

The case statement can be considered as a multiway jump, in which the execution is transferred according to the value of the selection expression. The following statement uses the **SO** variable as the selection expression and jumps to the corresponding branch:

```
switch (s0) {
   case valuel: 
      /* case valuel statements */ 
      break ; 
   case value2: 
      /* case value2 statements */ 
      break ; 
   case value3: 
       /* case value3 statements */ 
      break: 
   default : 
      /* default statements */ 
\mathbf{r}
```
The multiway jump can be implemented by a hardware feature known as "index address mode" in some processors. However, since PicoBlaze does not support this feature, the case statement has to be constructed as a sequence of if-then-else statements. In other words, the previous case statement is treated as:

```
if (sO==valuel) { 
   /* case valuel statements */ 
> 
else if (sO==valueZ) { 
   /* case value2 statements */ 
\mathcal{F}else if (sO==value3) { 
   /* case value3 statements */ 
Jt 
else€ 
  /* default statements */ 
J
```
The corresponding assembly code segment becomes

```
constant value1, ...
   constant value2, . . . constant value3, . . . 
    compare SO, valuel ; test valuel 
   jump nz, case-2 ;not equal to valuel , jump 
   ;code for case 1 
   ... 
   jump case-done 
case-2 : 
    compare sO, value2 ; test value2
   jump nz, case-3 ;not equal to value2, jump 
   ;code for case 2 
   ... 
   jump case-done 
case-3 : 
   compare s0, value3 ; test value3<br>jump default : not equal t
                            jump default ;not equal to value3, jump 
   ;code for case 3 
   \sim \sim \simjump case-done 
default : 
   :code for default case 
   ... 
case-done : 
   ;code following case statement
```
The for-loop statement executes a segment of the code repetitively. The loop statement can be implemented by using a counter to keep track of the iteration number. For example, consider the following:

```
for(i=MAX, i=O, i-1) C
> 
   /* loop body statements */
```
The assembly code segment is


```
load i, MAX ;load loop index 
loop-body : 
   ;code for loop body 
   \mathbf{1}sub i, 01 ;dec loop index? 
  jump nz , loop-body ;done? 
   ;code following for loop 
   \sim \sim
```
15.3 SUBROUTINE DEVELOPMENT

A subroutine, such as a function in C, implements a section of a larger program. It is coded to perform a specific task and can be used repetitively. Using subroutines allows us to divide a program into small, manageable parts and thus greatly improve the reliability and readability of a program. It is the base of modem programming practice and is supported by all high-level programming languages.

PicoBlaze uses the **call** and **return** instructions to implement the subroutine. The **call** instruction saves the current content of the program counter and transfers the program execution to the starting address of a subroutine. **A** subroutine ends with a **return** instruction, which restores the saved program counter and resumes the previous execution. **A** representative flow is shown in Figure 14.7. Note that PicoBlaze only saves and restores the content of the program counter during a function call and return. We have to manage the register and data RAM use manually to ensure that the original system state is not altered after a subroutine call.

The following multiplication example illustrates the development of subroutines. We assume that the inputs are two 8-bit numbers in unsigned integer format and the output is a 16-bit product. The algorithm is based on a simple shift-and-add method. This method iterates through **8** bits of multiplier. In each iteration, the multiplicand is shifted left one position. If the corresponding multiplier bit is 'l', the shifted multiplicand is added to the partial product. The assembly code is shown in Listing 15.1. The multiplicand and multiplier are stored in the **s3** and s4 registers. The individual bit of multiplier is obtained by repetitively shifting s4 to the right, which moves the LSB to the carry flag. Note that instead of actually shifting the multiplicand to the left, we shift the partial product, which consists of *2* bytes and is stored in **s5** and **s6,** to the right.

Listing 15.1 Software integer multiplication

```
,___________________------------------------_------------- 
 ; routine : mult-soft 
 ; function: 8- bit unsigned multiplier using 
               shift -and-add algorithm 
5; input register: 
      s3: multiplicand 
 \vec{r}s4: multiplier 
 : output register: 
       s5: upper byte of product 
10 ; s6: lower byte of product 
 ; temp register: i 
 .______________-_--_-------------------------------------- ,_______________________________________------_----------- 
 mult-soft: 
     load s5, 00 ;clear s5
```

```
15load i, 08 ; initialize loop index 
 mult-loop: 
    srO s4 ;shift LSB to carrp 
   jump nc, shift-prod ;LSB is 0 
   add s5, s3 ;LSB is 1 
20 shif t-prod : 
    sra s5 
    sra s6 
                          ;shift upper byte right, 
                          ;carry to MSB, LSB to carry 
                          ;shift lower byte right, 
                         ;LSB of s5 to MSB of s6 
25sub i, 01 ;dec loop index 
   jump nz, mult-loop ; repeat until i=O 
    return
```
Because of the primitive nature of the assembly language, thorough documentation is instrumental. **A** subroutine should include a descriptive header and detailed comments. **A** representative header is shown in Listing 15.1. It consists of a short function description and the use of registers. The latter shows how the registers are allocated and is crucial to preventing conflict in a large program.

15.4 PROGRAM DEVELOPMENT

Developing a complete assembly program consists of the following steps:

- 1. Derive the pseudo code of the *main program.*
- *2.* Identify tasks in the main program and define them as subroutines. If needed, continue refining the complex subroutines and divide them into smaller routines.
- 3. Determine the register and data **RAM** use.
- 4. Derive assembly code for the subroutines.

Steps 1, *2,* and 4 basically follow a *divide-and-conquer* approach and are applicable for any software development. **A** microcontroller-based application is normally for a simple embedded system, in which the processor monitors the I/O activities continuously and responds accordingly. Its main program usually has the following structure:

```
call initilaization-routine 
    call taskl-routine 
    call t a s k 2 - r o u t i n e 
    call t a s k n - r o u t i n e 
   jump forever 
forever : 
    ...
```
Step 3 is unique for assembly code development. Unlike a high-level language program, in which the compiler automatically allocates storage to variables, we must manually manage the data storage in assembly code. PicoBlaze has 16 registers and 64 bytes of data **RAM** to store data. The registers can be considered as fast storage, in which the data can be manipulated directly. The data **RAM,** on the other hand, is "auxiliary" storage. Its data needs to be transferred to a register for processing. For example, if we want to increment a data item located in the **RAM,** it must first be loaded into a register, incremented there, and then stored back to the **RAM.**

Because of the limited space for data storage, its use has to be planned carefully in advance, particularly when the code is complex and involves nested subroutines. To assist

00	lower byte of a
01	unused
02	lower byte of b
03	unused
04	lower byte of a^2
05	upper byte of a^2
06	lower byte of b^2
07	upper byte of b^2
08	lower byte of $a^2 + b^2$
09	upper byte of $a^2 + b^2$
OΑ	carry of $a^2 + b^2$

Figure 15.1 Data **RAM** memory allocation.

coding, we can first identify the needed *global storage* or *local storage.* The former keeps data that is needed in the entire program. The latter provides space to store intermediate results, and the data will be discarded after the required computation is completed.

15.4.1 Demonstration example

The development process can best be explained by an example. Let us consider a program that uses the previous multiplication subroutine. It reads two inputs, *a* and *b,* from the switch, calculates $a^2 + b^2$, and displays the result on eight discrete LEDs. Since the I/O interface is to be discussed in Chapter 16, we limit the I/O to a single input port, the 8-bit switch, and a single output port, the 8-bit LEDs. We assume that *a* and *b* are obtained from the upper nibble (i,e., the four MSBs) and the lower nibble (i.e., the four LSBs) of the switch. The main program is

```
call clear_data_ram
   call read-switch 
   call square 
   call write-led 
   jump forever 
forever :
```
The subroutines are defined as follows:

- *0* clr-dataaem: clears data memory at system initialization
- read_switch: obtains the two nibbles from the switch and stores their values to the data RAM
- square: uses the multiplication subroutine to calculate $a^2 + b^2$
- *0* write-led: writes the eight LSBs of the calculated result to the LED port

For demonstration purposes, we create two smaller routines, get upper nibble and get_{-lower} nibble, within the read-switch routine to obtain the upper nibble and lower nibble from a register.

The next step in development is to plan the register and data RAM use. For global storage, we introduce a global register, $sw\text{-}in$, to store the input value of switch and allocate 11 bytes of data RAM to store the inputs and result of the square routine. Allocation of the data RAM is shown in Figure 15.1. Note that the addresses 01 and 03 are not actually used. They are reserved to simplify the seven-segment LED display code, which is discussed in Chapter 16. All remaining registers are used as local storage. For program clarity, we define three symbolic names, data, addr, and i, as temporary registers for data, port and memory address, and loop index.

The last step is to derive the assembly code for the subroutines. The complete code is shown in Listing 15.2. The clr_data_mem uses a loop to clear data memory. The i register is the loop index and initialized with 64 (i.e., 40_{16}). The index is decremented in each loop and 0 is loaded to the corresponding data RAM address. The write-led routine fetches the eight LSBs of the calculated result from the data RAM and outputs them to the LED port.

The read_switch routine includes two smaller routines. The get_upper_nibble routine shifts the data register right four times to move the upper nibble to the four LSBs. The get_lowe_nibble routine clears the four MSBs of the data register to 0's and thus removes the upper nibble. The "glue instructions" of read-switch input the switch values, set up the input for the two nibble routines, and store the result in the data RAM.

The square routine fetches data from the data RAM, utilizes the mult_soft routine to calculate a^2 and b^2 , performs addition, and stores the result back to the data RAM.

Listing 15.2 Square program with simple nibble input

```
; square circuit with simple 1/0 interface 
;program operation : 
s; - read switch to a (4 MSBs) and b (4 LSBs)
   ; - calculate a*a + b*b 
   ; - display data on 8 leds 
10 
; data constant 
 constant UP-NIBBLE-MASK , OF ; 00001 11 1 
15 
; data ram address alias 
 constant a-lsb, 00 
 constant b-lsb, 02 
 constant aa-lsb, 04 
20 
constant aa-msb, 05 
 constant bb-lsb, 06 
 constant bb-msb, 07 
 constant aabb-lsb , 08 
 constant aabb-msb , 09
2s 
constant aabb-cout , OA 
 ; register alias 
 30 
;commonly used local variables 
 namereg SO, data ;reg for temporary data 
 namereg sl, addr ;reg for temporary mem & i/o port addr 
 namereg s2, i ; general -purpose loop index 
 ;global variables 
35 
namereg sf, sw-in
```

```
; port alias 
40 ,' input port definitions 
 constant sw-port, 01 ;&bit switches 
 output port definitions 
 constant led-port , 05
45; 
 ; main program 
 ; calling hierarchy: 
50;main 
 ; - clr-data-mem 
   - read-switch 
       - get -upper-n i b bl e 
      - get<sub>-</sub>lower<sub>-nibble</sub>
\begin{array}{rcl} \n\cdot & - & g \, e \\ \n\text{ss} & - & g \, u \, are \n\end{array}- mu \, l \, t \, .s of t
 ; - write-led 
60call clr-data-mem 
 forever : 
    c a1 1 
read- sw i t ch 
    call square 
    call write-led 
65jump forever 
 ; routine : clr-data-mem 
; function : clear data ram 
   70; temp register: data, i 
 clr-data-mem : 
    load i, 40 
                       ;unitize loop index to 64 
    load data, 00 
75 clr-mem-loop: 
    store data, (i) 
    sub i, 01 ;dec loop index 
   jump nz, clr-mem-loop ;repeat until i=O 
    return 
80 
 ; routine : read switch 
 ; function: obtain two nibbles from input 
 ; input register: sw-in 
85; temp register: data 
 read-switch : 
    input sw-in, sw-port ;read switch input
```

```
load data, sw-in 
90call get-lower-nibble 
   store data, a-lsb ;store a to data ram 
   load data, sw-in 
    call get-upper-nibble 
   store data, b-lsb ;store b to data ram 
95
 ; routine : get-lower-nibble 
 ; function: get lower 4 bits of data 
  ; input register: data 
IW ; oiitpur register : data 
 get-lower-nibble: 
   and data, UP-NIBBLE-MASK ; clear upper nibble 
    return 
10s 
 ; routine : get-upper-nible 
 ; function: get upper 4 bits of data 
   ; input register: data 
110 ; output register: data 
 get-upper-nibble: 
                      ;right shift 4 times 
    sro data 
   sro data 
115srO data 
    sro data 
    return 
IZO ; routine : write-led 
 ; function: output 8 LSBs of result to 8 Ieds 
   ; temp register: data 
 write-led: 
125 fetch data, aabb-lsb 
    output data, led-port 
    return 
130; routine : square 
 ; function: calculate a*a + b*b 
      datalresult stored in ram started w/ SQ-BASEADDR 
 ; temp register: s3, s4, s5, s6, data 
1?5 square : 
    ; calculate a*a 
    fetch s3, a-lsb 
                       ; load a 
    fetch 94, a-lsb 
                       ; load a 
    call mult-soft 
                       ; calculate a*a 
140store s6, aa-lsb 
                        ;store lower byte of a*a 
    store s5, aa-msb 
                        ;store upper byte of a*a
```

```
; calculate b*b 
     fetch s3, b-lsb 
     fetch s4, b-lsb 
     store s6, bb-lsb 
     store s5, 07 
     ; calculate a*a+b*b 
     fetch data, aa-lsb 
     store data, aabb-lsb 
     fetch data, aa-msb 
     addcy data, s5 
     store data, aabb-msb 
     addcy data, 00 
      store data, aabb-cout 
     return 
145 call mult-soft 
150add data, s6 
155load data, 00 
                              ;load b 
                               ; load b 
                                 ; calculate b*b 
                                 ;store lower byte of b*b 
                               ;store upper byte of b*b 
                                 ;get lower byte of a*a 
                                 ;add lower byte of a*a+b*b 
                                 ;store lower byte of a*a+b*b 
                                 ;get upper byte of a*a 
                                 ;add upper byte of a*a+b*b 
                                 ;store upper byte of a*a+b*b 
                                 ;clear data, but keep carry 
                                 ;get curry-out from previous + 
; store carry-out of a*a+b*b 
,M) ,.--------------------------------------------------------- ......................................................... 
  ; routine : mult-soft 
  : function: 8- bit unsigned multiplier using 
  ; input register: 
               shift -and-add a 1 go ri th m 
165,' s3: multiplicand 
         s4: muldiplier 
      s5: upper byte of product 
       s6: lower byte of product 
  ; output register: 
170; temp register: i 
  ,____-_-_____--_____-------------------------------------- 
  mult-soft: 
     load s5, 00 ;clear s5 
                                load i, 08 ; initialize loop index 
     srO s4 ;shift lsb to carry 
     jump nc, shift_prod ; lsb is 0<br>add s5, s3 ; lsb is 1
     add s5, s3 ;lsb is 1 
175mult-loop: 
  shift-prod: 
180sras5 
     sra s6 
                               ;shift upper byte right, 
                               ;carry to MSB, LSB to carry 
                               ;shift lower byte right, 
                                ;lsb of s5 to MSB of s6 
     sub i, 01 ;dec loop index 
     return 
185jump nz, mult-loop ; repeat until i=O
```
15.4.2 Program documentation

Developing an assembly program is a tedious process. The use of symbolic names and good documentation can make the code clear and reduce many unnecessary errors. It also helps future revision and maintenance. For the KCPSM3 assembler. we can use the **constant** directive to assign a symbolic name (alias) to a data constant, a memory address, or a port id, and use the **namereg** directive to assign a symbolic name to a register.

A representative main program header is shown in Listing 15.2. It contains the following segments :

- *General program description:* provides a general description for the purpose, operation, and I/O of the program
- *0 Data constants:* declares symbolic names for constants
- *0 Data RAM address alias:* declares symbolic names for data RAM addresses
- *0 Register alias:* declares symbolic names for registers
- *0 Port alias:* declares symbolic names for I/O ports
- *0 Program calling hierarchy:* illustrates the calling structure and subroutines

The aliases and directives have no effect on the final machine code. When the assembly code is processed, they are replaced with the actual constant values. However, using aliases can greatly enhance the readability of the assembly code and reduce unnecessary errors. The following code segment further illustrates the impact of the alias and documentation. The purpose of this segment is to obtain values for variables a, b, and c, and store them in proper data RAM locations. The location is specified by the UART input, which is the ASCII code of character **a,** b, or c. The segment with aliases and proper comments is

```
; constant alias 
   constant ASCII-a, 61 
   constant ASCII-b, 62 
   constant ASCII-c , 63
;data ram address alias 
   constant a-addr, 02 
   constant b-addr, 04 
   constant c-addr, 06 
   namereg SO, data 
   namereg sl , addr 
   namereg sF, sw-in 
   constant sw-port , 01
   constant uart-rx-port , 02
; register alias 
;port alias 
;assembly code with alias 
   ;get input 
   input sw-in, sw-port 
   input data, uart-rx-port 
   ; check received char 
   compare data, ASCII-a 
   jump nz, chk-ascii-b 
   store sw-in, a-addr 
   jump done 
chk-ascii-b : 
   compare data, ASCII-b 
   jump nz, chk-ascii-c 
   store sw-in, b-addr 
   jump done 
chk-ascii-c: 
   compare data, ASCII-c 
   jump nz, ascii-err 
                                ;ASCII code for a 
                                 ;ASCII code for b 
                                 ;ASCII code for c 
                                   ;reg for temporary data 
                                   ;reg for temporary addr 
                                   ;switch input 
                                 ;switch input 
                                 ; UART i np u t
                                  ;get switch 
                                  ;get char 
                                  ;check ASCII a 
                                  ;no, check next 
                                  ;yes, store a to data ram 
                                 ;check ASCII b 
                                  ,'no, check next 
                                  :yes, store b to data ram 
                                   ;check ASCII c 
                                   ;no, error
```

```
Store sw-in, c-addr 
                                       ;yes, store b to data ram 
   jump done 
ascii-err: 
   \mathbf{1}done : 
    ...
```
If we use hard literals and strip the comments, the code becomes

```
;assembly code with no alias or comments 
   input sf, 01 
   input so, 02 
   compare SO, 61 
   jump nz , addrl 
   store sf, 02 
   jump addr4 
   compare SO, 62 
   jump nz, addr2 
   store sf, 04 
   jump addr4 
   compare SO, 63 
   jump nz, addr3 
   store sf, 06 
   jump addr4 
addrl : 
addr2 : 
addr3 : 
addr4 : 
    ... 
   ...
```
While the functionality of this code segment is the same, it is very difficult to comprehend, debug, or modify.

15.5 PROCESSING OF THE ASSEMBLY CODE

PicoBlaze-based development flow is reviewed in Section 14.4. After the assembly code is developed, it is then compiled (translated) to machine instruction in step 3. The instructionset-level simulation can also be performed to verify the correctness of the code, as in step 4. The two steps and the direct downloading process (step 9) are discussed in detail in this section.

Xilinx provides an assembler known as *KCPSM3* for compiling in step 3 and downloading utility programs in step 9. The programs, HDL codes for the PicoBlaze processor, and relevant template files can be downloaded from the Xilinx's web site. **A** program known as *PBlazeIDE* from Mediatronix can perform the instruction-set-level simulation in step 4. It can also be used as an assembler. PBlazeIDE can be downloaded from Mediatronix's Web site.

15.5.1 Compiling with KCSPMB

Assembler is the software that translates the instruction mnemonics to machine instructions, which are represented as 0's and 1's, and substitutes the aliases and symbolic branch addresses with actual values. The machine instructions are then downloaded to the instruction memory of a microcontroller. Since PicoBlaze is embedded inside FPGA, the instruction ROM becomes an HDL ROM module with the compiled assembly code. The ROM will be instantiated later in the top-level HDL code and synthesized along with PicoBlaze and the I/O interface circuit.

Xilinx provides the *KCPSM3* assembler for this task. It is a command-line, DOS-based program. KCPSM3 basically takes an assembly program, along with the necessary template files, and generates the HDL code for the instruction ROM. The procedure of compiling an assembly program is as follows:

- 1. Create a directory for the project and copy kcpsm3.exe, ROM_form.vhd, ROM_form.v, and ROM-form.coe to the directory. The latter three are code templates used by KCPSM3.
- *2.* Create the assembly program and save it as plain text file with an extension of .psm. Any PC-based editor, such as Notepad, can be used for this purpose.
- 3. Invoke a DOS window by selecting Start \succ Programs \succ Accessories \succ Command Prompt. In the DOS window, navigate to the project directory.
- 4. Type kcpsm3 myf ile.psm to run the program.
- 5. Correct syntax errors if necessary and recompile.
- **6.** After successful compiling, the file containing the instruction ROM, myf ile.vhd, is generated.

In addition to the HDL file, KCPSM3 also generates files that are suitable for block RAM initialization and other utilities. The file with the .hex extension can be used for JTAG downloading, which is discussed in Section 15.5.3, and the file with the .fmt extension is a reformatted .psm file for "pretty printing."

15.5.2 Simulation by PBlazelDE

As the name indicates, instruction-set-level simulation simulates the operation of a PicoBlaze system instruction by instruction. The *PBlazeIDE* program can be used for this purpose. PBlazeIDE is a Windows-based program with an integrated development environment, which includes a text editor, an assembler, and an instruction-set-level simulator.

PBlazeIDE uses slightly different instruction mnemonics and directives, as discussed in Section 14.5. Thus, the code written for by KCPSM3 cannot be used directly by PBlazeIDE, and vice versa. The mnemonic differences are summarized in Table 15.1, and the directive examples are shown in Table 15.2. Note that the PBlazeIDE assembler uses both decimal and hexadecimal format for constants. **A** hexadecimal number is started with a \$ sign, **as** in **\$1A.**

The procedure of using PBlazeIDE for KCPSM3 code is as follows:

- 1. Compile the assembly code with KCPSM3.
- *2.* Launch PBlazeIDE.
- 3. Select Settings \succ PicoBlaze 3. This specifies the version 3 of PicoBlaze, which is used in the Spartan-3 device.
- 4. Select File \succ Import and a dialog window appears. Select the corresponding .fmt file. The "import" function converts the KCPSM3 code *to* the PBlazeIDE code. The formatted program is easier for conversion. The converted file may sometimes need minor manual editing.
- 5. Manually specify the **dsin, dsout,** and **dsio** directives for I/O ports. When one of these directives is used, a port indicator will be added to the simulation screen to show the activities of the port.

KCPSM3	PBlazeIDE
addcv	addc
subcy	subc
compare	comp
store sX , (sY)	store sX, sY
fetch sX, (sY)	fetch sX. sY
$input_SX, (sY)$	in sX, sY
input sX, KK	in sX. \$KK
output sX, (sY)	outsX, sY
output sX, KK	out sX. \$KK
return	ret
returni	reti
enable interrupt	eint
disable interrupt	dint

Table 15.1 Mnemonic differences between KCPSM3 and PBlazeIDE

Table 15.2 Directive examples of KCPSM3 and PBlazeIDE

Function	KCPSM3	PBlazeIDE	
code location constant register alias	address 3FF constant MAX, 3F namereg addr, s2	org \$3FF MAX equ \$3F addr equ s2	
port alias	constant in_port, 00 constant out_port, 10 constant bi_port, OF	in_port dsin \$00 out_port dsout \$10 bi_port dsio \$0F	

- 6. Enter the simulation mode by selecting Simulate \succ Simulate. Perform simulation.
- 7. If the assembly code needs to be revised, it must be done outside PBlazeIDE. Simply close the current file, invoke an external editor to edit the original .psm file, save the file, and restart from step 1. If the file is edited within PBlazeIDE, it cannot be converted back to KCPSM3 code.

A representative simulation screenshot is shown in Figure 15.2. The simulator displays the assembly code in the central window and highlights the next instruction to be executed. The instruction address, instruction code, and breakpoints are shown next to the code. The current state of PicoBlaze is shown at the left, which includes the status of the flags, the content of the registers, and the content of the data **RAM.** The values of the program counter and stack pointer as well as some execution statistics are shown in the bottom row.

The emulated I/O ports created by the **dsin, dsout,** and **dsio** directives are shown at the right. There are an input port, switch, and an output port, **led,** on this particular screen. Since PBlazeIDE has no information about I/O behavior, the input port data must be entered and modified manually during simulation.

During simulation, the assembly program can be executed continuously, by one step, by one instruction, or to pause at a specific breakpoint. The simulation action is controlled by the commands of the Simulate menu or the icons on the top:

Figure 15.2 Screenshot of pBlazeIDE in simulation mode.

- *0* Reset: clears the program counter and stack pointer
- *0* Run: runs the program continuously until a breakpoint
- *0* Single step: executes one instruction
- *0* Step over: executes the entire subroutine for a **call** instruction and executes one instruction for other instructions
- *0* Run to cursor: runs the program to the current cursor position
- *0* Pause: pauses the simulation
- *0* Toggle breakpoint: sets or clears a breakpoint at the current cursor position
- Remove all breakpoints: clears all breakpoints

15.5.3 Reloading code via the JTAG port

After the instruction ROM HDL is generated, we can continue steps 6 and 8 in Figure 14.4 to synthesize the entire code and download the configuration file to the FPGA chips. Note that the synthesis flow must be repeated each time the assembly code is modified.

Since synthesis is a complex process, it requires a significant amount of computation time. When the I/O configuration is fixed, resynthesizing the entire circuit after each assembly program modification is not really needed. It is possible to reload the machine code to the ROM, which is implemented by a block RAM, by using the FPGA's JTAG interface. This corresponds to the dotted line of step 9 in Figure 14.4. The basic procedure is as follows:

- 1. Replace the original ROM template with one that contains the JTAG interface circuit.
- 2. Use KCPSM3 to compile the assembly code as usual.
- 3. Synthesize the top-level HDL code and program the FPGA chip.
- 4. In subsequent assembly program modifications, compile the program as usual. Recall that a file in hex format (ended with the .hex extension) is generated.
- 5. Use the Xilinx utility to embed the . hex file to a JTAG programming file and download the file to the FPGA's block RAM via the JTAG interface.

The detailed procedure and the relevant programs and templates can be found in the JTAG-loader directory of the downloaded KCPSM file.

15.5.4 Compiling by PBlazelDE

As discussed earlier, PBlazeIDE is an integrated program that contains an assembler and editor. If the program is developed with PBlazeIDE mnemonics, PBlazeIDE can replace the KCPSM3 assembler. The instruction ROM VHDL file is generated by a directive. If the HDL file is needed, simply include the **vhdl** directive in the assembly code. Its syntax is

```
vhdl "ROM-form.vhd", "rom-target . vhd" , "rom-entity-name"
```
The "ROM_form. vhd" term specifies a VHDL template file, which is the same file as that discussed in Section 15.5.1. It should be copied to the directory where the assembly program file resides. The "rom-target.vhd" term specifies the name of the generated ROM VHDL file, and the "rom_entity_name" term indicates the desired entity name of the previously generated VHDL file. The VHDL file is generated automatically when PBlazeIDE is switched from the edit mode to the simulation mode.

Note that since PBlazeIDE does not generate a hex file, the reloading scheme discussed in Section 15.5.3 cannot be applied directly.

Figure 15.3 PicoBlaze with a simple I/O interface.

15.6 SYNTHESES WITH PICOBLAZE

After generating the HDL file for the instruction ROM, we can combine it with PicoBlaze to synthesize the entire system in an FPGA chip. Unlike a normal microcontroller, PicoBlaze has no built-in I/O peripherals. The I/O interface is created and customized as needed. The circuit is described in HDL code. Since the focus in this chapter is assembly program development, we use a simple 1/0 configuration, which contains only one switch input port and one led output port, for synthesis. The development of more sophisticated I/O interface is discussed in detail in Chapters 16 and 17.

The top-level block diagram of this design is shown in Figure 15.3. It contains the PicoBlaze processor, which is labeled kcpsm3, the instruction ROM, and a register. The register functions as a buffer for the eight LEDs. When PicoBlaze executes the **output** instruction, it places the data on out-port and asserts the write-strobe signal, which enables the register and stores the data in the register. The **sw** signal is connected to in-port. When PicoBlaze executes the **input** instruction, it retrieves the value of the **sw** signal and stores it in an internal register. The corresponding HDL code is shown in Listing 15.3. It consists of instantiations of the PicoBlaze processor and instruction ROM, and a segment for the output buffer. The kcpsm3 entity is the name of the PicoBlaze processor, and its code is stored in an HDL file of the same name. The sio-rom entity is from the previously generated instruction ROM file.

Listing 15.3 PicoBlaze with a simple I/O configuration

```
library ieee; 
 use i e e e . s t d - l o g i c - 1 1 6 4 . all ; 
 use ieee.numeric_std.all;
 entity pico-sio is 
5port( 
        clk, reset: in std-logic; 
        sw: in std-logic-vector (7 downto 0) ; 
        led: out std-logic-vector (7 downto 0) 
     ); 
10end pico-sio ; 
 architecture arch of pico-sio is 
    -- KCPSM3/ROM si g n a Is 
     signal address : std-logic-vector (9 downto 0) ; 
15signal instruction: std-logic-vector (17 downto 0) ; 
     signal port-id: std-logic-vector (7 downto 0) ;
```

```
signal in_port, out_port: std_logic_vector (7 downto 0);
   signal write_strobe: std_logic;
   __ register signals 
20signal led-reg : std-logic-vector (7 downto 0) ; 
 begin 
   _- 
   __ KCFSM and ROM instantiation 
25-- 
   proc-unit : entity work. kcpsm3 
      port map( 
        clk=>clk, reset=>reset , 
        address=>address , instruction=>instruction, 
        port-id=>open, write-strobe=>write-strobe, 
30 
        out-port=>out-port , read-strobe=>open, 
        in-port=>in-port , interrupt=>'O', 
        interrupt_ack=>open);
   rom-unit : entity work. sio-rom 
35port map( 
         clk => clk, address=>address , 
         instruction=>instruction); 
    __ 
   __ output interface 
40 -- 
   -- ou tp u t 
r e g i s t e r 
   process (clk) 
   begin 
      if (clk' event and clk = '1' then
45 if write_strobe=21' then
          led-reg <= out-port ; 
        end if ; 
      end if ; 
   end process; 
50led <= led-reg; 
   __ input interface 
   __ 
   in-port <= sw; 
55end arch;
```
15.7 BIBLIOGRAPHIC NOTES

The bibliographic information for this chapter is similar to that for Chapter 14. The procedure of reloading compiled code via JTAG port is explained in the article, "PicoBlaze JTAG Loader Quick User Guide," by Kris Chaplin and Ken Chapman, which appears in the **JTAG-loader** directory of the downloaded KCPSM file.

15.8 SUGGESTED EXPERIMENTS

15.8.1 Signed multiplication

The subroutine in Listing 15.1 assumes that the inputs are in unsigned integer format. Modify the subroutine to perform the signed multiplication, in which the two inputs and output are interpreted as signed integers, and use simulation to verify its operation.

15.8.2 Multi-byte multiplication

The subroutine in Listing 15.1 assumes that the inputs are 8 bits wide. Some application may need more precision and we want to extend the subroutine to take 16-bit unsigned inputs. An operand now requires two registers and the result needs four registers. Develop the subroutine and use simulation to verify its operation.

15.8.3 Barrel shift function

PicoBlaze can only shift or rotate a single bit. **A** "barrel" shifting function can perform the shift and rotate operation for multiple bits. This function has three input registers. The first register contains data to be shifted or rotated; the second register specifies the amount, which is between 0 and 7; and the third register indicates the types of operation, which can be shift left, shift right, rotate left, or rotate right. We assume that 0 will be shifted in for the two shift operations. Develop the subroutine and use simulation to verify its operation.

15.8.4 Reverse function

A reverse function reverses the bit order of an input. For example, if the input is "0101001 l", the output becomes "1 1001010". We can use the 8-bit switch as input and the 8-bit discrete LEDs as output. Derive and simulate the assembly code, obtain the instruction ROM and create the top-level HDL code, synthesize the system, and verify its operation.

15.8.5 Binary-to-BCD conversion

Binary-to-BCD conversion is discussed in Section 6.3.3. This function can be implemented by using assembly code as well. Assume that the input is an 8-bit binary number and the output is a two-digit 8-bit BCD number. If the input exceeds 99, the output generates a special overflow pattern, "11111111". We can use the 8-bit switch as input and the 8-bit discrete LEDs as output. Derive and simulate the assembly code, obtain the instruction ROM and create the top-level HDL code, synthesize the system, and verify its operation.

15.8.6 BCD-to-binary conversion

Repeat Experiment 15.8.5, but develop the assembly code and circuit for BCD-to-binary conversion.

15.8.7 Heartbeat circuit

A "heartbeat circuit" is discussed in Experiment 4.7.4. We can create a similar pattern using the eight discrete LEDs as well. Derive and simulate the assembly code, obtain the

instruction ROM and create the top-level HDL code, synthesize the system, and verify its operation.

15.8.8 Rotating LED circuit

We want to design a circuit that rotates a simple LED pattern to the left or right at four different speeds. The four patterns are "00000001", "00000011", "00001111", and "00001101". The pattern, direction, and rotation speed can be selected from the 8-bit switch (only 5 bits are used). The speed should be properly chosen so that all four patterns are visually observable. Derive and simulate the assembly code, obtain the instruction ROM and create the top-level HDL code, synthesize the system, and verify its operation.

15.8.9 Discrete LED dimmer

The concept of PWM and LED dimmer are discussed in Experiment 4.7.2. In this experiment, we want to use eight discrete LEDS to show the various degrees of the brightness. This can be done by changing the "on" fraction of an LED. The "on" fraction of the eight LEDS will be $\frac{8}{8}$, $\frac{7}{8}$, $\frac{6}{8}$, ..., $\frac{1}{8}$. Derive and simulate the assembly code, obtain the instruction ROM and create the top-level HDL code, synthesize the system, and verify its operation.