

Design of Digital Circuits(S2)Chapter 1, Part 2 Modelling and Simulation Section 1.3 Delay Time Tolerance to 1.6 Sequential Circuits

Prof. G. Kemnitz

Institute of Informatics, Clausthal University of Technology May 14, 2012

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 1/129



Delay Time Tolerance

- 1.1 Glitches
- 1.2 Delay model
- 1.3 Delay tolerance region
- 1.4 Run Time Analysis
- 1.5 Exercises

Register

- 2.1 Sampling with Registers
- 2.2 VHDL sampling process
- 2.3 Processing + Sampling
- 2.4 Register transfer function
- 2.5 Clock skew
- 2.6 Exercises



Asynchronous input

- 3.1 Sampling a single bit
- 3.2 Switch de-bouncing
- 3.3 Asynch. initialization
- 3.4 Parallel interface
- 3.5 Exercises

Sequential circuit

- 4.1 Finite state machine
- 4.2 Automaton \Rightarrow VHDL
- 4.3 System crash
- 4.4 Combination lock
- 4.5 Operation graph
- 4.6 Quadrature encoder



4.7 Exercises



Delay Time Tolerance

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 2/129



Shortcomings of the hitherto Model

- signals change continuing and do not jump
- between two values they are for a short time invalid
- one input change may cause multiple output changes
- delay time is not known exactly / depends on temperature, variation in the production process, ageing, ...

A digital circuit is only reliable, if it's function does not depend on timing parameters as long as they are within there range of tolerance.



Glitches

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 4/129



Glitches, Races

Glitches: short pulses, arising during signal processing and may cause malfunctions



Possible Causes:

 Race: almost simultaneous changes at multiple inputs and different delay times.





Hazard

- also if only the value at one input changes, it may cause multiple output changes
- Cause: convergent signal flow (branching flow reuniting later again)



Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology



races and Hazards depends

- less on the function, but more on the structure (slide before, left)
- the number and the length of the glitches depends on the delay times and so on temperature, variation in the production process, ageing, ...
- in specifications for synthesis glitches are neither foreseeable nor excluded
- the up to now run time model is very imprecise due to effects like glitches

Fact 1

Digital circuits should be designed so that possible glitches do not effect the function.



Delay model

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 8/129



Delay model of a signal assignment

- Glitches multiply the signal events
- Signal assignments eliminate short glitches; adjustable by the delay model



- default delay model: new assignment deletes all pending transactions
- transport delay model: new assignment deletes only pending transactions later than the new assigned transaction

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology



ignores only pulses up to the width of the reject time t_r
 deletes all pending transactions for points of time later
 t_d - t_r except pending transactions assigning the same value just before a new scheduled transaction

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

A simulation example

```
signal y1, y2, y3: NATURAL;
...
y1 <= 1 after 1 ns, 2 after 2 ns, 3 after 3 ns, 4 after 4 ns,
5 after 5 ns;
y2<=y1; y3<=y2; wait for 2.1 ns;
y1 <= 8 after 3 ns, 9 after 4 ns;
y2 <= transport 8 after 3 ns, 9 after 4 ns;
y1 <= reject 1.5 ns inertial 8 after 3 ns, 9 after 4 ns;
wait;
```





Delay tolerance region

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 13/129

Delay tolerance region



- $\blacksquare \ t_{\rm h}$ hold time, time the old output value stay valid after an input transaction
- t_d delay time, maximum time between an input transition to a valid value and the corresponding output transition

invalid:

• value in the forbidden range; point of transition time unknown; potential glitch

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

Description in VHDL process(x) begin if input_before_valid then

```
y <= invalid after th;
end if;
if new_input_value_valid then
y <= transport f(x) after td;<sup>(1)</sup>
end if;
end process;
```





signal invalid

⁽¹⁾ transport model, so that the pending transaction to invalid will not be deleted

```
abbreviation
y <= invalid after th, f(x) after td;</pre>
```

Simulation of an inverter



3. Delay Time Tolerance 3. Delay tolerance region



- process >>x-assignment
 will only be executed at the begin of the simulation; schedules multiple transactions
- Process \gg y-assignment \ll also restarts with each transaction of x; assigns two transactions
- default delay model, each new assignment deletes all pending transaction
- in case of pending transaction to »X« the new assignment of »X« takes the transaction time of the pending transaction to »X«

Circuit with multiple gates

. . .

signal x1, x2, x3, x4, z1, z2, y: STD_LOGIC; constant th: DELAY_LENGTH:= 500 ps; constant td1: DELAY_LENGTH:= 1 ns; constant td2: DELAY_LENGTH:= 2 ns;



```
G1:z1<= 'X' after th, x1 and x2 after td1;
G2:z2<= 'X' after th, x3 and x4 after td1;
G3: y<= 'X' after th, z1 or z2 after td2;
input_process: process begin
wait for 1 ns; x3<='1';
wait for 2 ns; x1<='1'; x4<='1';
wait for 4 ns; x2<='1'; wait for 3 ns; x4<='0';
wait for 2 ns; x3<='0'; wait;
end process;
```

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

3. Delay Time Tolerance 3. Delay tolerance region

G1:z1<= 'X' after th, x1 and x2 after td1; G2:z2<= 'X' after th, x3 and x4 after td1; G3: y<= 'X' after th, z1 or z2 after td2;



- the output signal is in the example most time invalid
- invalid means ≫not necessary correct≪
- circuits processing invalid signal values may operate right, but reliable; difficult to debug

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 19/129



Run Time Analysis

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 20/129

Run Time Analysis

Calculation of the hold and delay time of the complete circuit from the timing parameters of the subcircuits

path	$\sum t_{\mathrm{h.}i}$	$\sum t_{\mathrm{d.}i}$
G1-G3-G5	$3\mathrm{ns}$	$6\mathrm{ns}$
G2-G3-G5	$3\mathrm{ns}$	$7\mathrm{ns}$
G2-G4-G5	$3\mathrm{ns}$	$8\mathrm{ns}$
G2-G4	$2\mathrm{ns}$	$6\mathrm{ns}$
G4-G5	$2\mathrm{ns}$	$5\mathrm{ns}$
G4	$1\mathrm{ns}$	$3\mathrm{ns}$



Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology



- summing up the hold and delay times along the path's
- the hold time of the complete circuit is that of the shortest path
- the delay time of the complete circuit is that of the path with the longest delay

Algorithm for Large Circuits

the number of path's grows exponentially; better algorithm with linear order:

- repeat for each signal group starting from the inputs
 - calculate hold and delay time to it



Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology



3. Delay Time Tolerance



• linear order \Rightarrow also for large circuits

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 24/129



Exercises

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 25/129



Aufgabe 1.9: Hazard



- VHDL description of the circuit with concurrent signal assignments
- VHDL description of the input assignments
- calculate the signal forms of z_1 , z_2 and y
- What signal transactions causes a glitch?



Aufgabe 1.10: VHDL delay models

```
signal y: STD_LOGIC;
```

. . .

With pending transactions are deleted, if the second assignment uses

- **1** the default delay model
- **2** the transport model
- **3** the inertial model with 8 ns reject time?



Aufgabe 1.11: Run time analysis

--- Vereinbarungsteil der Entwurfseinheit signal x: STD_LOGIC_VECTOR(4 downto 0):="01011"; signal z: STD_LOGIC_VECTOR(4 downto 0); signal y: STD_LOGIC; --- Anweisungsteil der Entwurfseinheit G1: $z(0) \ll X'$ after 4 ns, x(0) and x(1) after 8 ns; G2: $z(1) \le X'$ after 5 ns, x(2) or x(3) after 6 ns; G3: $z(2) \le X'$ after 3 ns, z(0) or z(1) after 6 ns; G4: $z(3) \ll X'$ after 4 ns, z(1) and x(3) after 7 ns; G5: $z(4) \le X'$ after 3 ns, z(3) or x(4) after 5 ns; G6: $y \ll z = X'$ after 5 ns, z(2) or z(4) after 7 ns;

1 Draw the signal flow plan with hold and delay times.

2 Calculate the hold and the delay time of the complete circuit.

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology



Register

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 29/129



Period of validity and sampling



period of validity a the output:

$$t_{\rm GA} = t_{\rm GE} + \sum_{i=1}^{3} t_{\rm hi} - \sum_{i=1}^{3} t_{\rm di}$$

■ decreases with the length of the processing chain
■ broadening of the period of validity ⇒ sampling (register)



Sampling with Registers

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 31/129



Sampling with Registers



- register: samples input data with the active clock edge¹, else store
- $\blacksquare t_{\rm s}$ set-up time, time input data must be stable before the active clock edge
- t_n input hold time, time, the input data mus be stable after the active clock edge; will be often neglected
- $\blacksquare t_{\rm hr},\,t_{\rm dr}$ hold and delay time of the register
- \blacksquare tTyp: data type, »STD_LOGIC«, vector type of is, ...

¹rising, falling edge or both





Clocks are special signals, switching periodically between $>0\ll$ and $>1\ll$ and are used for time adjustment of data signal transitions

- modelled as ideal binary signals (without »X«)
- the delay tolerance region is described by the register parameters
- clock signals must be exactly in time and glitch free; require special circuitry

■ active clock edge: rising, falling, both Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology


Notation for sampled signals

Sampling is a basic function of digital circuits; definition of a notation:

- the signal sampled by a signal x will be named x^+ (following state) (in VHDL x_next)
- the sampled signal of x will be called x', the sampled signal of x' will be called x" etc. (in VHDL x_del, x_del2 etc.)

$$T \xrightarrow{x^+ x x^* x^*} (x_{-next}) \xrightarrow{x^+ x^*} (x_{-del}) \xrightarrow{x^*} (x_{-del})$$



2. VHDL sampling process

VHDL sampling process

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 35/129



VHDL sampling process

behaviour of a sampling process

• additional required description means:

- case distinction
- check for clock edges (signal attribute)
- instructions to control input setup and hold conditions



signal attribute, description means to check additional signal features:

```
signal s: tTyp;
constant t: DELAY_LENGTH;
```

s'event \rightarrow boolean	True, if the process has been waked-up by a transition of s
$s'stable(t) \rightarrow boolean$	True, true if there was no transition since time t
s'last_event \rightarrow delay_length	time since the last transition
s'last_value $\rightarrow tTyp$	value before the last transition of s
$s'delayed(t) \rightarrow tTyp$	the by t delayed signal of s



■ functions to check, whether a process was awakened be an active edge (Package IEEE.STD_LOGIC_1164):

```
function rising_edge(signal T: std_logic) return boolean is begin
```

```
return T'EVENT and T='1';
```

```
end function;
```

```
function FALLING_EDGE (signal T: STD_LOGIC) return BOOLEAN is begin
```

```
return T'EVENT and T='0';
```

```
end function;
```

```
• control input setup and hold conditions:
```

```
s'stable(t); s'last_event
```

```
binary case distinction for control flow:
```

```
if b then
{sequential_statement;}
end if;
```

```
(b - \text{condition of type BOOLEAN, e.g.} \gg \text{RISING_EDGE}(T) \ll
Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology
```

May 14, 2012 38/129



2. VHDL sampling process

• control instructions:

```
assert b [report m] [severity sl];
(m - additional message text; sl - severity level; data type:
    type severity_level is (
        NOTE,
        WARNING,
        ERROR,
        FAILURE);
```



Simple register model

```
signal T: STD_LOGIC;
signal x, y: tTyp;
constant tdr: DELAY_LENGTH:=...;
...
process(T)
begin
    if RISING_EDGE(T) then
       y <= x after tdr;
    end if;
end process;
```



- process with only the clock in the sensitivity list
- output assignment only when a rising edge
- RISING_EDGE(T) ⇒ »T'EVENT and T='1'«; if the process awakens »T'EVENT« is »TRUE«; except when the simulation starts



A complete model

```
process(T)
begin
 if RISING_EDGE(T) then
  if x'LAST_EVENT>ts then
   y <= invalid after thr, x after tdr;
   wait for tn:
   if x'LAST_EVENT<tn then
    y \ll invalid;
    report "input hold cond. violated"
        severity WARNING;
  end if:
 else
   y <= invalid after thr;
   report "setup cond. violated"
       severity WARNING;
 end if:
 end if;
end process;
```





signals: Tclock input signal х \mathbf{x}' (x_del) sampled (output) signal register parameter: $t_{\rm s}$ setup time input hold time $t_{\rm n}$ (output) hold time $t_{\rm hr}$ delay time t_{dr} tTyp type data signal signal value w_i sample window invalid



No input hold time check $(t_n = 0)$ and warnings

```
process(T)
begin
if rising_edge(T) then
if x'last_event>ts then
  y <= invalid after thr, x after tdr;
  else
    y <= invalid after thr;
  end if;
end if;
end process;</pre>
```

• This will be the simulation model of a register generally use in the following.



3. Processing + Sampling

Processing + Sampling

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 43/129



Processing and sampling of the results

4. Register



Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 44/129



Processing of sampled signals



T $\mathbf{x} \quad w_{i}$ $\mathbf{t}_{s} \leftarrow t_{df}$ \mathbf{t}_{hf} $\mathbf{x}' \quad w_{i-1} \quad w_{i}$ $\mathbf{y} \quad f(w_{i-1}) \quad f(w_{i})$

process(T) begin

if RISING_EDGE(T) then
 if x'LAST_EVENT>ts then
 y<= invalid after thr+thf,
 f(x) after tdr+tdf;
 else
 y<= invalid after thr+thf;
 end if;
end if;
end process;</pre>



Register transfer function

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 46/129



Register transfer function

combinatorial function block framed by registers



 $x',\,y'\,$ sampled values, in the VHDL decription x_del, y_del





x', y' sampled values, in the VHDL decription x_del, y_del

Requirements to sample valid output values

$$T_{\rm P} \geq T_{\rm Pmin} = t_{\rm dr} + t_{\rm df} + t_{\rm s}$$
$$t_{\rm n} \leq t_{\rm nmax} = t_{\rm hr} + t_{\rm hf}$$

- Both requirements can be checked with a run time analysis (befor simulation)
- Simulation model can be greatly simplified



4. Register transfer function



```
Processing: process(T):
begin
  if RISING_EDGE(T) then
    if x'LAST_EVENT>ts then
    x_del <= x; else x <= invalid;
    end if;
    y_del <= invalid after th, f(x_del) after td;
  end if;
end process;
```

Simplification to multiple processest

- undelayed assignment to **x**' (x_del)
- \blacksquare no check of setup conditions for ${\bf y}$



Clock skew

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 50/129



5. Clock skew

Clock skew



- Clock skew $t_{\Delta T12}$: time offset between active clock edges between input and output registers
- \blacksquare intended to increase the max. clock frequency
- unintended by different delays



5. Clock skew



- sampling edge of input registersampling edge of output register
- sampling window

Requirements for correct sampling:

- $t_{\rm dr} + t_{\rm df} + t_{\rm s} \le T_{\rm P} + t_{\Delta T12}$
- $t_{\rm hr} + t_{\rm hf} \ge t_{\rm n} + t_{\Delta T12}$





Requirements for correct sampling:

 $\bullet t_{\rm dr} + t_{\rm df} + t_{\rm s} \le T_{\rm P} + t_{\Delta T12}$

 $\bullet t_{\rm hr} + t_{\rm hf} \ge t_{\rm n} + t_{\Delta T12}$

Maximum allowed clock skew:

• $t_{\Delta T12} \leq t_{hr} + t_{hf} - t_n$ Maximum allowed clock frequency:

$$f_{\rm T} \le \frac{1}{t_{\rm dr} + t_{\rm df} + t_{\rm s} + -t_{\rm n} - (t_{\rm hr} + t_{\rm hf})}$$

- Reciprocal value of the difference of the sum of the delay, the input hold, the setup and the output hold time.
- Circuits with a large hold time may be clocked faster with an appropriate clock skew then without



Summary

- Calculation results must be sampled within their periods of vality by registers.
- Registers are discribed by sampling processes. In a sampling process only the clock is in the sensitivity list. Sampling with the active clock edge. Setup or input hold condition violations invalidate register data.
- The description of the the combinatirial circuit before or after the register may include in the sampling processes; simplify simulation.
- Framing by an input and an output register; timing condition check by run time analysis; highly simplified simulation model.



Exercises

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 55/129



Aufgabe 1.12: Desciption by a sampling process



- signal x0, x1, x2, y_next, T, y: STD_LOGIC;
 - Describe t_1 to t_7 as functions of the values of $t_{h..}$, $t_{d...}$ etc.
 - Describe the whole circuit as a sampling process

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 56/129



Aufgabe 1.13: Register transfer function



Determin:

- maximum allowed clock frequency as a function of the bit width n?
- maximum allowed clock frequency for n = 16?



6. Exercises

Aufgabe 1.14: Clock skew



In which interval of time the clock skew has to be, so that for a clock frequecy $f_{\text{Clk}} = 100 \text{ MHz}$ the setup an the input hold conditions are met?

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 58/129



Asynchronous input

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 59/129



- asynchronous: »without synchronisation«
- the time delay between input change and the active clock edge is a transactions is a uniformly distributed random variable in the range:

 $t_{\rm xT} \in \{0, T_{\rm P}\}$

- also asyncronous signals may only be evaluated within their periods of vality
- special circuit solutions and VHDL descriptions are required



Sampling a single bit

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 61/129



Sampling of binary input signals

■ a single bit has, even if invalid during the sampling period, has the sampling value ≫0« or ≫1«; sampled signals are free of glitches and stable during the clock period



Design error: Processing of unsampled inputs



• (processed) asynchronous inputs are withe a sertain probability invalid during the sample period

- the sampled value of \gg invalid \ll is a random value in $\mathbf{a}' \in \{0, 1\}^n$, mostly wrong, often anallowed, unpredictable behaviour
- Workaround: additional bitwise sampling of the asyncronous



Switch de-bouncing

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 64/129



De-bouncing of signals from switches and keys

- typ. 1 bit input element: mechanical switch or key
- Bouncing: multiple on and off by mechanical vibrations
- de-bouncing: sampling with a period larger than the bouncing time
- Edge detection: sampling twice, check for difference



Take care, without unreliable sampling!





- Sampling $x: \gg'1'\mapsto'1'$, sonst $\mapsto'0'\ll$ (template for \gg sampled_value $\in \{0, 1\}$
- combinatorial output, shortly invalid after each active clock edge; may be glitches
- to use y as a clock, sample again



Asynch. initialization

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 67/129



Register with initialization input

```
signal x, y: tTyp;
signal T, I: STD_LOGIC;
constant aw: tTyp:=...;
. . .
process(T, I)
begin
 if I='1' then
  y \ll aw;
 elsif RISING_EDGE(T) then
   y <= x;
 end if:
end process;
```

register stage before initialization "UU...U" (uninitialized/invalid) »aw« any valid value







Potential malfunction

initialization pulse to short



• Even if the input register is initialized correctly, duration ist to short, in witch the initial value is stable at the register output. So the subsequent register may sample an invalid signal.
Register of master-slave flipflops:

- master takes over before the active clock edge
- slave takes over after the active clock edge
- *I* initialization of the slave

deactivation of ${\cal I}$ in the slave phase



deactivation of I at the end of the slave phase



Robust initialization power-on !sampling reset circuit signal T, I, I_POR, U_V reset I_Tast: STD_LOGIC; button . . . I_POR <= '1', '0' after 1 ms; process(T)begin if RISING_EDGE(T) then if I_POR='0' or I_Tast='0' then I<='1'; else I<='0';</pre> end if; end if; end process;

power-on reset: after applying voltage active for t_{POR} ≈ R · C
sampling to align to the active clock edge



Parallel interface

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 72/129



Asynchronous parallel interface

- the receiver of asynchronous parallel data need additional information about the period of validity, e.g. the clock of the transmitter
- \blacksquare in the example **x** should be valid from each edge of T_x for a duration of $t_{\rm g}$







- **x** asynchronous input signal
- $T_{\mathbf{x}}$ send clock
- T system clock
- \mathbf{x}' sampled input signal
- G~ validation signal for ${\bf x}'$



- all input signals sampled with a period $T_{\rm P} < t_{\rm g}$
- the clock is sampled twice
- sampled data are valid if the sampled transmitter clock differs from the twice sampled



symbol

SYNC

х



```
signal T, Tx, Tx_del, Tx_del2, G: STD_LOGIC;
signal x, y: STD_LOGIC_VECTOR(...);
```

```
. . .
process(T)
begin
if RISING_EDGE(T) then
  y \le x;
  if Tx='1' then tx_del <= '1';
 else tx_del <= '0';</pre>
 end if;
  tx_del2 <= Tx_del;</pre>
 end if;
end process;
G <= Tx_del xor Tx_del2;
```

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 75/129



Summary

- sample asyncronous signals before processing
- in addion de-bounce signals from mechanical switches; sample period larger bouncing time
- sample asynchronous initialization signals
- asynchronous parallel input signals needs additional validity information; sampling by a synchronization circuit
- forgotten sampling causes non-recurring malfunctions; difficult to locate; reduced reliability



Exercises

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 77/129



Aufgabe 1.15: Adding up asynchronous input



- Under which operational conditions the circuit may have non-recurring malfunctions?
- How the circuit has to be changed to work reliable?



Aufgabe 1.16: Asynchronous parallel transmission

During an asynchronous transmission data signal **x** should be valid if the also transmitted validity signal g is $g \neq 0$:



 $\begin{array}{ll} t_{\rm g0} & {\rm min. time } g=0 \\ t_{\rm g1} & {\rm min. time } g=1 \\ t_{\rm gx} & {\rm max. time } g={\rm X} \\ T_{\rm Pg} & {\rm periodic time of } g \end{array}$

- What clock frequency is required in the receiver circuit to sample x and g²?
- How the validity signal in the receiver has to be generated, so that it is exactly valid for one receiver clock for each sampled data word?

²Duration of g = 0 and g = 1 should be equal.



Aufgabe 1.17: Hand clock

Design a circuit with an input button x, en input clock T ($f_{\rm T} = 50 \,\mathrm{MHz}$) and internal clock divider to produce a de-bounced hand clock without glitches:

```
entity HandClock is
port(x: in std_logic; -- input signal from button
   T: in std_logic; -- input clock, 50MHz
   Tout: out std_logic); -- hand clock, de-bounced, no glitche
end entity;
```

- Maximum bouncing time 20 ms
- Minimum activation time 100 ms.
- Divider proportion for the clock should be a power of two.



- What is the advantage of a power of two for the divider proportion? (Note, the circuit has no initialization input.)
- **2** What values are allowed for the divider proportion?
- **3** Draw the whole circuit with the clock divider as a black box.
- 4 Describe the complete circuit in VHDL.



Sequential circuit

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 82/129

Sequential circuit





- \blacksquare sequential: in consecutive steps
- Calculation of the circuit outputs in multiple time steps
- combinatorial circuit + registers for sampling and storing

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 83/129



Finite state machine

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 84/129

Finite state machine

general function model to describe sequential operations; defining value ranges as symbol sets:

- range of input values: $\Sigma = \{E_1, E_2, \ldots\}$
- range of states: $S = \{Z_1, Z_2, \ldots\}$ (one is initial state)
- range of output values: $\Pi = \{A_1, A_2, \ldots\}$

and operation as mappings:

- \blacksquare transfer function: $f_{\rm s}:S\times\Sigma\to S$
- output function: $f_{\mathbf{a}}: S \times \Sigma \to \Pi$

Digital circuits as finite state machines:

- symbols \mapsto bit vectors; input, output \mapsto signals
- state \mapsto register; transfer and output function \mapsto combinatorial circuit
- state transition synchronized to a clock
- initial state = initialing value of the state register



Description by a state graph



output depends only upon the state / assigned to states / the same for all outgoing edges → Moore automaton
output also depends on input / assigned to the outgoing edges → Mealy automaton



Up-/down counter as a Mealy automaton



Meanings of the input values: H – stop; V – up; R – down

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 87/129



state transition and output \Rightarrow function with symbolic values				state coding			⇒	state transition and output function with bitvectors			
	$s^+ = f_{\rm s}({\bf x},{\bf s})$	$y = f_{\rm a}({\bf x},{\bf s})$			С	10			$\mathbf{s}^+ = f_{\mathrm{s}}(\mathbf{x}, \mathbf{s})$	$\mathbf{y} = f_{\mathrm{a}}(\mathbf{x},\mathbf{s})$	
s	$x: \mathbf{V} \in \mathbf{R}$	VHR		V 00	D	11		s	$x: 00 \ 01 \ 10$	00 01 10	
Α	ВАD	LKN		H 01	K	00		00	01 00 11	$01 \ 00 \ 11$	
В	СВА	MLK		R 10	L	01		01	10 01 00	$10 \ 01 \ 00$	
С	DCB	N M L		A 00	М	10		10	11 10 01	$11 \ 10 \ 01$	
D	A D C	K N M		B 01	Ν	11		11	00 11 10	$00 \ 11 \ 10$	

- state graph: obviously well suited to specify target functions
- extractable tabular state transfer and output function
- state coding: assigning bit vectors to symbols
- translation to a presentation with bit vectors



Up-/down counter as a Moore automaton



• the output depends on the state

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 89/129



Autonomous automaton

■ no input; one outgoing edge per state



a) cyclical automaton; example application clock dividerb) without cycle but a final state; example initialization run

If no outputs are assigned in the state graph the state is the output.

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 90/129



Automaton \Rightarrow VHDL

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 91/129



Circuit structure of automatons



• the input and the initialization signal must be aligned to the clock





- the optional input and output register are generally not counted as part of the automaton
- initializing the state register \Rightarrow switching to the initial state
- state register + transfer function \Rightarrow sampling process with initialization (*T*, *I* in the sensitivity list)
- output function without sampling \Rightarrow combinatorial process (**x**, **s** in the sensitivity list)



VHDL case instruction to describe tabular functions



the transfer an the output functions derived from the state graph best be described by case and if statements, e.g.:
 case state is
 when Z_i => if input=... then state <= Z_j; ...



Example of a mealy automaton



- input range: $\{0,1\} \Rightarrow$ bit
- **Range oft states:** $\{00, 01, 10\} \Rightarrow 2$ bit vector
- output range: $\{0,1\} \Rightarrow$ bit

```
signal x, y, T, I: stD_LOGIC;
signal s: stD_LOGIC_VECTOR(1 downto 0);
```

Transfer function in a sample process

```
process(I, T)
     variable sx: STD_LOGIC_VECTOR(2 downto 0);
    begin
     if I='1' then
                                                              0/0
      s <= "00";
     elsif RISING_EDGE(T) then
                                          10
                                                            01
     sx := s & x;
     case sx is
      when "00"&'0' | "10"&'0' => s \leq 00";
      when "01"&'0' | "00"&'1' => s <= "01";
      when "10"&'1' | "01"&'1' => s <= "10";
      when others
                                  => s <= "XX":
     end case;
     end if;
    end process;
Selection expression: concatenation of state and input
                                                             T
```



Output function as combinatorial process



```
process(x, s)
```

```
variable sx: STD_LOGIC_VECTOR(2 downto 0);
```

```
begin
```

```
sx <= s & x;
case sx is
when "00"&'1' | "01"&'0' | "10"&'0' => y <= '0';
when "00"&'0' | "01"&'1' | "10"&'1' => y <= '1';
when others => y <= 'X';
end case;
end process;
```

The selection expression is again a concatenation of the state and the input.

6. Sequential circuit



• input, state and output range and transfer function are the same as in the example before

• the output only depends upon the state



Autonomous Automaton, example Johnson counter



- shift register, that alternating filled first with ones and than with zeros
- cycle length $2 \cdot n$ (*n* number of register bits)
- very low register register delay; high clock frequency
- application as fast prescaler, e.g. to measure frequencies in the GHz range







```
signal T, I: STD_LOGIC;
signal s: STD_LOGIC_VECTOR(3 downto 0);
...
process(I, T)
begin
if I='1' then s <= "0000";
elsif RISING_EDGE(T) then
   s <= s(2 downto 0) & (not s(3));
end if;
end process;
```

• For some automatons the transfer and the output function can be described much simpler than with case and if statements.



System crash

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 101/12



Illegal states and system crash

- *n* memory elements $\Rightarrow 2^n$ states; not all are used
- What happens in the unused (illegal) states?

Example 4 Bit Johnson counter:



Automaton cycles illegal states
till reinitialization no reasonable behavior⇒ crash



Automated crash recovery



circuit for an automatic reinitialization

adding the illegal states; defining edges to leave them
In the example a reset is performed automatically, if the Johnson counter reaches the state >1101« or >0101«.



Watchdog



- RA An overflow of the watchdog timer reinitialized the automaton
 RW cyclic in certain progamm points (programm points or transmissions), the automat resets the watchdog counter
- N = 1000 memory elements $\Rightarrow 2^{1000}$ states, most unused (illegal); Technique on slide before impractical
- The alternative is time monitoring: if if in a given time interval no state to reset the watchdog is reached, the watchdog reinitialized the system
- standard solution for microprocessors



Combination lock

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 105/12


Control design of a combination lock

- Input sequence: reset + right number sequence ⇒ output LED turns on
- Input sequence: reset + wrong number sequence ⇒ output LED stays off

Design flow:

- Circuit sketch, input elements, sampling register, clock circuitry; transfer and output function as circuit blocks still to design
- Specification of the state graph
- State encoding (if not given input and output encoding)
- Description in VHDL
- Simulation
- Synthesis, ...

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology



Circuit sketch



- *m* number buttons + reset key; asynchronous de-bounced; sampling e.g. with $T_{\rm P} \approx 10 \,\mathrm{ms}$; $\gg 0 \ll$ if pressed
- valid input: sequence no key pressed single key pressed; multiple key; multiple keys pressed should be handled in the same way as wrong key pressed
- Output LED + series resistor; on when y = 0
- Moore automaton (output assigned to the states)
- Reinitialization with the sampled reset value $>0 \ll$
- $x_{\rm U}$ AND instruction of the key signals; if no button is pressed during the sampling $>1\ll$, else $>0\ll$

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 107/12



Designing the state flow



- Acceptor automaton; Z_i name of the state; i number of the next secret key
- transition condition: active clock edge $\land x_{\rm U} = 0$ (key pressed) $\land x_{\rm U}$ ' (step before no key pressed) $\land s \neq F \land s \neq Z_3$ (not final state)
- correct number sequence $0-3-1 \Rightarrow$ input vector sequence 1110-0111-1101 (m = 4 number keys)
- wrong input \Rightarrow error state F
- The final states F and Z_3 are left only by reinitialization.



Description in VHDL



```
signal T, I_next, I, xu, xu_del: STD_LOGIC;
signal s: STD_LOGIC_VECTOR(2 downto 0);
signal x_next, x: STD_LOGIC_VECTOR(3 downto 0);
...
process(T) begin
if RISING_EDGE(T) then
    x <= x_next;
    I <= I_next;
    xu_del <= xu;
end if;
```

end process;

```
xu \ll x(0) and x(1) and x(2) and x(3);
```

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology



process(I, T)

variable v: STD_LOGIC_VECTOR(6 downto 0);



May 14, 2012 110/12



Summery

Circuit design using finite state machines:

- sketch of the circuit with the Automaton as a Black-Box (creative)
- specify operation by a state graph (creative)
- translate description to VHDL (prescription like)



Operation graph

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 112/12



Operation graph

. . .

The number of states and edges in an state graph grow exponentially with number of input and state bits.

- How information can be structures better?
- As in a computer program:
 - also a operation graph, which controls data operation
 - limited range of operation: add, count, logical bit operations
- Operation graph: extended state graph, that in addition controls Operation and checks operational results for conditional state transfer.
 - Definition of operands and operations to describe the target function as a register transfer function
 - Describing the operation flow as graph.

Even a single count operation may simplify the operation flow dramatically.

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology



Triangle signal generator



- autonomous automaton, which periodically cycles the 30 states
- state space separable in counting direction (up, down) and count value (>0000« to >1111«)
- the two unused state tuple (≫0000«, down) and (>1111«, up) are illegal
- required operations: clr (initialize with ≫0000), inc (count up) and dec (count down)



6. Sequential circuit library Tuc;

```
use Tuc.Numeric_Sim.all;
...
signal T, I, s: STD_LOGIC;
signal y: tUnsigned(3 \text{ downto } 0);
. . .
process(I, T)
begin
if I='1' then
 s <= '0'; y <= "0000";
elsif RISING_EDGE(T) then
 case s is
  when '0' => v <= v + "1";
   if y=1110 then s <=12; end if:
  when '1' => y <= y - "1";
   if y="0001" then s<='0'; end if;
  when others => v <= "XXXX":
 end case:
end if:
end process:
```



operations of the count register







Quadrature encoder

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 116/12



Displacement measuring with quadrature encoder



perforated disk at a wheel axle e.g. of a mobile robot
during turning ahead the signal a and during during turning back the signal b changes first

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 117/12



rotation forward / count up

- first a turns on (a"b"a'b' = 0010)
- then b turns on (a"b"a'b' = 1011)
- then a turns off (a"b"a'b' = 1101)
- at last b turns off (a"b"a'b' = 0100).

rotation backward / count down

- first b turns on(a"b"a'b' = 0001)
- then a turns on(a"b"a'b' = 0111)
- then b turns off(a"b"a'b' = 1110)
- at last a turns off(a"b"a'b' = 1000)transfer function:

$$a"b" <= a'b'$$







6. Sequential circuit

library Tuc; use Tuc.Numeric_Sim.all;

```
...

signal T, I, I_del: STD_LOGIC;

signal ab: STD_LOGIC_VECTOR(1 downto 0);

signal ab_del: STD_LOGIC_VECTOR(3 downto 0);

signal ct: tSigned(15 downto 0);

--- Abtastprozess ohne Initialisierung
```

```
\operatorname{process}(T)
```

begin

```
if RISING\_EDGE(T) then
```

```
I_del <= I;
ab_del(1 downto 0) <= ab;
ab_del(3 downto 2) <=
ab_del(1 downto 0);
end if;
end process;
```



Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

____ 1 1 0 Ŏ $^{+1}_{-1}$ 0 0 ____ ct <= "00000000000000000000": $^{-1}$ 0 elsif $RISING_EDGE(T)$ then +1case ab del is when "0010" |"1011" |"1101" |"0100" = ct <= ct + "1"; when "0001" |"0111" |"1110" |"1000" => ct <= ct -"1"; when "0000" |"0101" |"1010" |"1111" =>null; when others => ct <= "X...(16×X)...XX"; end case; end if; end process;

--- Zählerprozess

process(L_del, T)

begin

```
if I_del='1' then
```

```
6. Quadrature encoder
```

a' b'

0 1

 $\begin{array}{c} 0\\ 1\end{array}$ 0

0

 \mathbf{ct}

 $^{-1}$

+1____

 $^{+1}_{-1}$

a"b"

0 0 0 0

0 0 $\begin{array}{c} 0 \\ 1 \end{array}$

0

0

0

Õ





Summary

- functional specification as state graph; recipe like implementation in VHDL and further in a circuit
 - state \Rightarrow state register, sampling process
 - initial value \Rightarrow initial value of the state register
 - transfer and output function ⇒ sample or combinatorial process with case distinction on case and input
- illegal states; danger to crash; typical error handling reinitialization; reset button, watchdog
- complex functions with large input and state ranges
 - describing target function by an operation sequence
 - specification of operands and operations as register transfer functions
 - operation graph
 - recipe like mapping to VHDL



Exercises

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 122/12



Aufgabe 1.18: Feedback shift register



- Determine the next states s₁⁺s₀⁺ and the output value y for each variation of the actual state s₁s₀ and the input value of x
- draw the state graph
- Add the signal flow for s_1s_0 and y in the figure right.

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology



7. Exercises

Aufga	be 1.19: Automa	ton	Z1 y<='0'	x='1' $x='1'$ $x='1'$ $x='1'$ $x='1'$ $x='1'$ $x='1'$ $x='1'$ $x='1'$	$\begin{array}{c} Z2 \\ y <= ? \\ 1' \\ z = '0' \\ 1' \\ z < \\ y <= ? \\ y <= ? \\ x = \\ x$	
	symbolic state name	Z1	Z2	Z3	Z4	
	assigned bit vector	"00"	"01"	"10"	"11"	

state transition with the rising clock edgeinitialization with I='1'

Prof. G. Kemnitz · Institute of Informatics, Clausthal University of Technology

May 14, 2012 124/12



1 Fill in the state transition table

input	0	1	0	1	0	1	0	1
state	00	00	01	01	10	10	11	11
next state								
output								

- **2** Drawing of the complete circuit (input sampling, state register, transfer function, output function)
- **3** How many memory elements are required?
- **4** Description in VHDL (entity + architecture).



Aufgabe 1.20: Monitor for a transmitter signals

For a transmitter signal it has to be monitored, that the difference Δ between the number of transmitted ones minus the transmitted zeros does not exceed the range of -3 to 3. In case of violation error signal y should become active. Example wave form:

x	1	0	0	0	0	0	1	0	1	1	1	1	1	1	1	
Δ	0	1	0	-1	-2	-3	-3	-2	-3	-2	-1	0	1	2	3	3
y	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	

 $(x - \text{input}; \Delta - \text{number of } \gg 0 \ll \text{minus number of } \gg 1 \ll; y - \text{error signal})$

To do:

Prof. G & Draw state graph matics, Clausthal University of Technology

May 14, 2012 126/12



Aufgabe 1.21: Clock divider

Design a clock divider with division factor $2 \cdot n$, which with each *n*-th active input clock edge events the output clock. To do:

- Draw the signal flow of the input and the output clock for n = 2.
- Describe the target function with an operation graph and a counter.
- VHDL description. Parameter n should be declared as a constant.

Hint: The data type of the counter signal may also be a number type (INTEGER, NATURAL OF POSITIVE).



Aufgabe 1.22: Morse receiver



Morse signals consist of

- short pulses (dot, $t_{\rm P} = 200...300 \,\mathrm{ms}$) and
- long pulses (dash, $t_{\rm S} = 600...900 \,\mathrm{ms}$).
- clock frequency: $f_{\rm T} = 20 \, \text{Hz}$
- bouncing time less than clock period.
- two low active input button
 - signal x: Morse_signal
 - \blacksquare signal I: Initialization_signal



• Three output bits, to be activated for one clock

- signal p: after receiving a dot
- \blacksquare signal s: after receiving a dash
- signal *err*: after receiving a pulse of unallowed length
- Draw complete circuit with buttons, sample registers, state registers and the transfer and the output function as black box .
- Operation graph using a counter
- VHDL description (only declaration of the date objects and the processes)