

Digilab 2FT

TITLE: DlabD2FT	Author: NEA
Document Number: 500-036	Rev: A
Release Date: 05/05/2003	Sheet:1/6

Digilent Inc.



Notes: A shorting block must be installed between TDI and TDO on J7 to complete the scan chain when the JTAG signals are being driven from a peripheral board position rather than the JTAG Interface Header

Shorting blocks are installed on pins 2-3 of JP1 and JP2 to bypass the the serial configuration rom (IC5).

Shorting blocks should be installed on MODE0 and MODE1 of J8 to select Slave Serial Mode when configuring from the ROM

Digilab 2FT Copyright 2003, Digilent Inc.	
TITLE: DlabD2FT	Author: NEA
Document Number: 500-036	Rev: A
Release Date: 05/05/2003	Sheet: 2/6



Digilab 2FT

TITLE: DlabD2FT	Author: NEA
Document Number: 500-036	Rev: A
Release Date: 05/05/2003	Sheet: 3/6


FPGA I/O Banks 4-7
I/O Bank 4
L51N P9 PB-IO6
L51P N9 PB-IO8
L50N T10 PB-IO4
VREF/L50P R10 PB-IO7
L49N P10 PB-IO3
L49P R11 PB-IO2
IO-01 T11 MB1-INT
L48N N10 PB-IO5
L48P M10 PB-IO1
L47N P11 MB1-RESET
VREF/L47P R12 MB1-WAIT
L46N T12 MB1-DSTB
L46P T13 MB1-DB5
L45N-YY N11 MB1-WRITE
VREF/L45P-YY M11 MB1-DB6
L44N-YY P12 MB1-ASTB
L44P-YY N12 MB1-DB2
L43N R13 MB1-DB7
L43P P13 MB1-DB4
L42N-YY T14 MB1-DB1
L42P-YY R14 MB1-DB3
GCK0 T9
DLL/L52P R9
IC1B4
PB-IO10
I/O Bank 6
TRDY/IO-01 J4 MC1-DB0
L72P J2 MC1-DB2
L72N J3 PC-CS
L71P J1 MC1-DB1
VREF/L71N K1 PC-DB7
L70P-YY K2 PC-CLK
L70N-YY K3 PC-WE
L69P L1 PC-DB5
L69N L2 PC-DB6
L68P-YY K4 PC-OE
L68N-YY K5 PC-ADR5
L67P L3 PC-ADR4
VREF/L67N M2 PC-DB4
L66P M1 PC-DB3
L66N N1 PC-DB1
L65P L4 PC-ADR3
VREF/L65N L5 PC-ADR1
L64P-YY M3 PC-ADR2
L64N-YY M4 MB2-RESET
L63P N2 PC-DB2
L63N N3 PC-ADR0
L62P-YY P1 MB2-INT
L62N-YY P2 PC-DB0
IC1B6
VCC33
R16 4.7K
CLK0
R15 0 Shunt
R17 No Load
GND
I/O Bank 5
L61N-YY P4 MB2-ASTB
L61P-YY R4 MB2-DSTB
L60N T3 MB2-WAIT
L60P T4 MB2-DB7
L59N-YY N5 MB2-WRITE
L59P-YY P5 MB2-DB4
VREF/L58N-YY R5 MB2-DB5
L58P-YY T5 MB2-DB3
L57N N6 MB2-DB2
L57P P6 MB2-DB0
VREF/L56N R6 MB2-DB1
L56P T6 PB-IO18
L55N M6 MB2-DB6
L55P N7 PB-IO13
IO-01 P7 PB-IO15
L54N R7 PB-IO16
L54P T7 PB-IO14
VREF/L53N M7 PB-IO17
L53P N8 PB-IO9
IO-02 P8 PB-IO11
GCK1 T8
DLL/L52N R8
IC1B5
PB-IO12
I/O Bank 7
IO-01 D3 PC-IO9
L83P C2 PC-IO13
L83N C1 PC-IO10
L82P-YY D2 PC-IO8
L82N-YY D1 PC-IO6
VREF/L81P E3 PC-IO5
L81N E4 PC-IO11
L80P E2 PC-IO4
L80N E1 PC-IO2
VREF/L79P F4 PC-IO3
L79N F3 MC1-INT
L78P-YY F2 PC-IO1
L78N-YY F1 MC1-RESET
L77P F5 PC-IO7
L77N G5 MC1-WAIT
L76P-YY G3 MC1-DSTB
L76N-YY G4 MC1-DB7
VREF/L75P G2 MC1-WRITE
L75N G1 MC1-ASTB
L74P H4 MC1-DB3
L74N H3 MC1-DB5
L73P-YY H2 MC1-DB6
IRDY/L73N-YY H1 MC1-DB4
IC1B7
VCC33
R19 4.7K
CLK1
R18 0 Shunt
R20 No Load
GND
Digilab 2FT
Copyright 2003, Digilent Inc.
TITLE: DlabD2FT
Author: NEA
Document Number: 500-036
Rev: A
Release Date: 05/05/2003
Sheet: 4/6



Digilab 2FT	
Copyright 2003, Digilent Inc.	
TITLE: DlabD2FT	Author: NEA
Document Number: 500-036	Rev: A
Release Date: 05/05/2003	Sheet: 5/6



Digilab 2FT Copyright 2003, Digilent Inc.	
TITLE: DlabD2FT	Author: NEA
Document Number: 500-036	Rev: A
Release Date: 05/05/2003	Sheet: 6/6