

### 4.4 Instruction Set Summary Tables

The following two tables give a survey about the instruction set of the C500 family microcontrollers. In **table 4-3** the instructions are ordered in functional groups. In **table 4-4** the instructions are ordered in the hexadecimal order of their opcode.

#### 4.4.1 Functional Groups of Instructions

**Table 4-3 :**  
**Instruction Set Summary**

Mnemonic	Description	Byte	Cycle
<b>Arithmetic Operations</b>			
ADD A,Rn	Add register to accumulator	1	1
ADD A,direct	Add direct byte to accumulator	2	1
ADD A @Ri	Add indirect RAM to accumulator	1	1
ADD A,#data	Add immediate data to accumulator	2	1
ADDC A,Rn	Add register to accumulator with carry flag	1	1
ADDC A,direct	Add direct byte to A with carry flag	2	1
ADDC A,@Ri	Add indirect RAM to A with carry flag	1	1
ADDC A, #data	Add immediate data to A with carry flag	2	1
SUBB A,Rn	Subtract register from A with borrow	1	1
SUBB A,direct	Subtract direct byte from A with borrow	2	1
SUBB A,@Ri	Subtract indirect RAM from A with borrow	1	1
SUBB A,#data	Subtract immediate data from A with borrow	2	1
INC A	Increment accumulator	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	1
INC @Ri	Increment indirect RAM	1	1
DEC A	Decrement accumulator	1	1
DEC Rn	Decrement register	1	1
DEC direct	Decrement direct byte	2	1
DEC @Ri	Decrement indirect RAM	1	1
INC DPTR	Increment data pointer	1	2
MUL AB	Multiply A and B	1	4
DIV AB	Divide A by B	1	4
DA A	Decimal adjust accumulator	1	1

**Table 4-3 :**  
**Instruction Set Summary (cont'd)**

Mnemonic	Description	Byte	Cycle
<b>Logic Operations</b>			
ANL A,Rn	AND register to accumulator	1	1
ANL A,direct	AND direct byte to accumulator	2	1
ANL A,@Ri	AND indirect RAM to accumulator	1	1
ANL A,#data	AND immediate data to accumulator	2	1
ANL direct,A	AND accumulator to direct byte	2	1
ANL direct,#data	AND immediate data to direct byte	3	2
ORL A,Rn	OR register to accumulator	1	1
ORL A,direct	OR direct byte to accumulator	2	1
ORL A,@Ri	OR indirect RAM to accumulator	1	1
ORL A,#data	OR immediate data to accumulator	2	1
ORL direct,A	OR accumulator to direct byte	2	1
ORL direct,#data	OR immediate data to direct byte	3	2
XRL A,Rn	Exclusive OR register to accumulator	1	1
XRL A direct	Exclusive OR direct byte to accumulator	2	1
XRL A,@Ri	Exclusive OR indirect RAM to accumulator	1	1
XRL A,#data	Exclusive OR immediate data to accumulator	2	1
XRL direct,A	Exclusive OR accumulator to direct byte	2	1
XRL direct,#data	Exclusive OR immediate data to direct byte	3	2
CLR A	Clear accumulator	1	1
CPL A	Complement accumulator	1	1
RL A	Rotate accumulator left	1	1
RLC A	Rotate accumulator left through carry	1	1
RR A	Rotate accumulator right	1	1
RRC A	Rotate accumulator right through carry	1	1
SWAP A	Swap nibbles within the accumulator	1	1

**Table 4-3 :**  
**Instruction Set Summary (cont'd)**

Mnemonic	Description	Byte	Cycle
<b>Data Transfer</b>			
MOV A,Rn	Move register to accumulator	1	1
MOV A,direct	Move direct byte to accumulator	2	1
MOV A,@Ri	Move indirect RAM to accumulator	1	1
MOV A,#data	Move immediate data to accumulator	2	1
MOV Rn,A	Move accumulator to register	1	1
MOV Rn,direct	Move direct byte to register	2	2
MOV Rn,#data	Move immediate data to register	2	1
MOV direct,A	Move accumulator to direct byte	2	1
MOV direct,Rn	Move register to direct byte	2	2
MOV direct,direct	Move direct byte to direct byte	3	2
MOV direct,@Ri	Move indirect RAM to direct byte	2	2
MOV direct,#data	Move immediate data to direct byte	3	2
MOV @Ri,A	Move accumulator to indirect RAM	1	1
MOV @Ri,direct	Move direct byte to indirect RAM	2	2
MOV @Ri,#data	Move immediate data to indirect RAM	2	1
MOV DPTR,#data16	Load data pointer with a 16-bit constant	3	2
MOVC A,@A + DPTR	Move code byte relative to DPTR to accumulator	1	2
MOVC A,@A + PC	Move code byte relative to PC to accumulator	1	2
MOVX A,@Ri	Move external RAM (8-bit addr.) to A	1	2
MOVX A,@DPTR	Move external RAM (16-bit addr.) to A	1	2
MOVX @Ri,A	Move A to external RAM (8-bit addr.)	1	2
MOVX @DPTR,A	Move A to external RAM (16-bit addr.)	1	2
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A,Rn	Exchange register with accumulator	1	1
XCH A,direct	Exchange direct byte with accumulator	2	1
XCH A,@Ri	Exchange indirect RAM with accumulator	1	1
XCHD A,@Ri	Exchange low-order nibble indir. RAM with A	1	1

1) MOV A,ACC is not a valid instruction

**Table 4-3 :**  
**Instruction Set Summary (cont'd)**

Mnemonic	Description	Byte	Cycle
<b>Boolean Variable Manipulation</b>			
CLR C	Clear carry flag	1	1
CLR bit	Clear direct bit	2	1
SETB C	Set carry flag	1	1
SETB bit	Set direct bit	2	1
CPL C	Complement carry flag	1	1
CPL bit	Complement direct bit	2	1
ANL C,bit	AND direct bit to carry flag	2	2
ANL C,/bit	AND complement of direct bit to carry	2	2
ORL C,bit	OR direct bit to carry flag	2	2
ORL C,/bit	OR complement of direct bit to carry	2	2
MOV C,bit	Move direct bit to carry flag	2	1
MOV bit,C	Move carry flag to direct bit	2	2
<b>Program and Machine Control</b>			
ACALL addr11	Absolute subroutine call	2	2
LCALL addr16	Long subroutine call	3	2
RET	Return from subroutine	1	2
RETI	Return from interrupt	1	2
AJMP addr11	Absolute jump	2	2
LJMP addr16	Long iump	3	2
SJMP rel	Short jump (relative addr.)	2	2
JMP @A + DPTR	Jump indirect relative to the DPTR	1	2
JZ rel	Jump if accumulator is zero	2	2
JNZ rel	Jump if accumulator is not zero	2	2
JC rel	Jump if carry flag is set	2	2
JNC rel	Jump if carry flag is not set	2	2
JB bit,rel	Jump if direct bit is set	3	2
JNB bit,rel	Jump if direct bit is not set	3	2
JBC bit,rel	Jump if direct bit is set and clear bit	3	2
CJNE A,direct,rel	Compare direct byte to A and jump if not equal	3	2

**Table 4-3 :**  
**Instruction Set Summary (cont'd)**

Mnemonic	Description	Byte	Cycle
<b>Program and Machine Control (cont'd)</b>			
CJNE A,#data,rel	Compare immediate to A and jump if not equal	3	2
CJNE Rn,#data rel	Compare immed. to reg. and jump if not equal	3	2
CJNE @Ri,#data,rel	Compare immed. to ind. and jump if not equal	3	2
DJNZ Rn,rel	Decrement register and jump if not zero	2	2
DJNZ direct,rel	Decrement direct byte and jump if not zero	3	2
NOP	No operation	1	1

### 4.4.2 Hexadecimal Ordered Instructions

**Table 4-4 :**  
**Instruction List in Hexadecimal Order**

Op-Code	Mnemonic	Op-Code	Mnemonic	Op-Code	Mnemonic
00 <sub>H</sub>	NOP	20 <sub>H</sub>	JB bit.rel	40 <sub>H</sub>	JC rel
01 <sub>H</sub>	AJMP addr11	21 <sub>H</sub>	AJMP addr11	41 <sub>H</sub>	AJMP addr11
02 <sub>H</sub>	LJMP addr16	22 <sub>H</sub>	RET	42 <sub>H</sub>	ORL direct,A
03 <sub>H</sub>	RR A	23 <sub>H</sub>	RL A	43 <sub>H</sub>	ORL direct,#data
04 <sub>H</sub>	INC A	24 <sub>H</sub>	ADD A,#data	44 <sub>H</sub>	ORL A,#data
05 <sub>H</sub>	INC direct	25 <sub>H</sub>	ADD A,direct	45 <sub>H</sub>	ORL A,direct
06 <sub>H</sub>	INC @R0	26 <sub>H</sub>	ADD A,@R0	46 <sub>H</sub>	ORL A,@R0
07 <sub>H</sub>	INC @R1	27 <sub>H</sub>	ADD A,@R1	47 <sub>H</sub>	ORL A,@R1
08 <sub>H</sub>	INC R0	28 <sub>H</sub>	ADD A,R0	48 <sub>H</sub>	ORL A,R0
09 <sub>H</sub>	INC R1	29 <sub>H</sub>	ADD A,R1	49 <sub>H</sub>	ORL A,R1
0A <sub>H</sub>	INC R2	2A <sub>H</sub>	ADD A,R2	4A <sub>H</sub>	ORL A,R2
0B <sub>H</sub>	INC R3	2B <sub>H</sub>	ADD A,R3	4B <sub>H</sub>	ORL A,R3
0C <sub>H</sub>	INC R4	2C <sub>H</sub>	ADD A,R4	4C <sub>H</sub>	ORL A,R4
0D <sub>H</sub>	INC R5	2D <sub>H</sub>	ADD A,R5	4D <sub>H</sub>	ORL A,R5
0E <sub>H</sub>	INC R6	2E <sub>H</sub>	ADD A,R6	4E <sub>H</sub>	ORL A,R6
0F <sub>H</sub>	INC R7	2F <sub>H</sub>	ADD A,R7	4F <sub>H</sub>	ORL A,R7
10 <sub>H</sub>	JBC bit,rel	30 <sub>H</sub>	JNB bit.rel	50 <sub>H</sub>	JNC rel
11 <sub>H</sub>	ACALL addr11	31 <sub>H</sub>	ACALL addr11	51 <sub>H</sub>	ACALL addr11
12 <sub>H</sub>	LCALL addr16	32 <sub>H</sub>	RETI	52 <sub>H</sub>	ANL direct,A
13 <sub>H</sub>	RRC A	33 <sub>H</sub>	RLC A	53 <sub>H</sub>	ANL direct,#data
14 <sub>H</sub>	DEC A	34 <sub>H</sub>	ADDC A,#data	54 <sub>H</sub>	ANL A,#data
15 <sub>H</sub>	DEC direct	35 <sub>H</sub>	ADDC A,direct	55 <sub>H</sub>	ANL A,direct
16 <sub>H</sub>	DEC @R0	36 <sub>H</sub>	ADDC A,@R0	56 <sub>H</sub>	ANL A,@R0
17 <sub>H</sub>	DEC @R1	37 <sub>H</sub>	ADDC A,@R1	57 <sub>H</sub>	ANL A,@R1
18 <sub>H</sub>	DEC R0	38 <sub>H</sub>	ADDC A,R0	58 <sub>H</sub>	ANL A,R0
19 <sub>H</sub>	DEC R1	39 <sub>H</sub>	ADDC A,R1	59 <sub>H</sub>	ANL A,R1
1A <sub>H</sub>	DEC R2	3A <sub>H</sub>	ADDC A,R2	5A <sub>H</sub>	ANL A,R2
1B <sub>H</sub>	DEC R3	3B <sub>H</sub>	ADDC A,R3	5B <sub>H</sub>	ANL A,R3
1C <sub>H</sub>	DEC R4	3C <sub>H</sub>	ADDC A,R4	5C <sub>H</sub>	ANL A,R4
1D <sub>H</sub>	DEC R5	3D <sub>H</sub>	ADDC A,R5	5D <sub>H</sub>	ANL A,R5
1E <sub>H</sub>	DEC R6	3E <sub>H</sub>	ADDC A,R6	5E <sub>H</sub>	ANL A,R6
1F <sub>H</sub>	DEC R7	3F <sub>H</sub>	ADDC A,R7	5F <sub>H</sub>	ANL A,R7

**Table 4-4 :**  
**Instruction List in Hexadecimal Order (cont'd)**

Op-Code	Mnemonic	Op-Code	Mnemonic	Op-Code	Mnemonic
60 <sub>H</sub>	JZ rel	80 <sub>H</sub>	SJMP rel	A0 <sub>H</sub>	ORL C,/bit
61 <sub>H</sub>	AJMP addr11	81 <sub>H</sub>	AJMP addr11	A1 <sub>H</sub>	AJMP addr11
62 <sub>H</sub>	XRL direct,A	82 <sub>H</sub>	ANL C,bit	A2 <sub>H</sub>	MOV C,bit
63 <sub>H</sub>	XRL direct,#data	83 <sub>H</sub>	MOVC A,@A+PC	A3 <sub>H</sub>	INC DPTR
64 <sub>H</sub>	XRL A,#data	84 <sub>H</sub>	DIV AB	A4 <sub>H</sub>	MUL AB
65 <sub>H</sub>	XRL A,direct	85 <sub>H</sub>	MOV direct,direct	A5 <sub>H</sub>	-
66 <sub>H</sub>	XRL A,@R0	86 <sub>H</sub>	MOV direct,@R0	A6 <sub>H</sub>	MOV @R0,direct
67 <sub>H</sub>	XRL A,@R1	87 <sub>H</sub>	MOV direct,@R1	A7 <sub>H</sub>	MOV @R1,direct
68 <sub>H</sub>	XRL A,R0	88 <sub>H</sub>	MOV direct,R0	A8 <sub>H</sub>	MOV R0,direct
69 <sub>H</sub>	XRL A,R1	89 <sub>H</sub>	MOV direct,R1	A9 <sub>H</sub>	MOV R1,direct
6A <sub>H</sub>	XRL A,R2	8A <sub>H</sub>	MOV direct,R2	AA <sub>H</sub>	MOV R2,direct
6B <sub>H</sub>	XRL A,R3	8B <sub>H</sub>	MOV direct,R3	AB <sub>H</sub>	MOV R3,direct
6C <sub>H</sub>	XRL A,R4	8C <sub>H</sub>	MOV direct,R4	AC <sub>H</sub>	MOV R4,direct
6D <sub>H</sub>	XRL A,R5	8D <sub>H</sub>	MOV direct,R5	AD <sub>H</sub>	MOV R5,direct
6E <sub>H</sub>	XRL A,R6	8E <sub>H</sub>	MOV direct,R6	AE <sub>H</sub>	MOV R6,direct
6F <sub>H</sub>	XRL A,R7	8F <sub>H</sub>	MOV direct,R7	AF <sub>H</sub>	MOV R7,direct
70 <sub>H</sub>	JNZ rel	90 <sub>H</sub>	MOV DPTR,#data16	B0 <sub>H</sub>	ANL C,/bit
71 <sub>H</sub>	ACALL addr11	91 <sub>H</sub>	ACALL addr11	B1 <sub>H</sub>	ACALL addr11
72 <sub>H</sub>	ORL C,direct	92 <sub>H</sub>	MOV bit,C	B2 <sub>H</sub>	CPL bit
73 <sub>H</sub>	JMP @A+DPTR	93 <sub>H</sub>	MOVC A,@A+DPTR	B3 <sub>H</sub>	CPL C
74 <sub>H</sub>	MOV A,#data	94 <sub>H</sub>	SUBB A,#data	B4 <sub>H</sub>	CJNE A,#data,rel
75 <sub>H</sub>	MOV direct,#data	95 <sub>H</sub>	SUBB A,direct	B5 <sub>H</sub>	CJNE A,direct,rel
76 <sub>H</sub>	MOV @R0,#data	96 <sub>H</sub>	SUBB A,@R0	B6 <sub>H</sub>	CJNE @R0,#data,rel
77 <sub>H</sub>	MOV @R1,#data	97 <sub>H</sub>	SUBB A,@R1	B7 <sub>H</sub>	CJNE @R1,#data,rel
78 <sub>H</sub>	MOV R0.#data	98 <sub>H</sub>	SUBB A,R0	B8 <sub>H</sub>	CJNE R0,#data,rel
79 <sub>H</sub>	MOV R1.#data	99 <sub>H</sub>	SUBB A,R1	B9 <sub>H</sub>	CJNE R1,#data,rel
7A <sub>H</sub>	MOV R2.#data	9A <sub>H</sub>	SUBB A,R2	BA <sub>H</sub>	CJNE R2,#data,rel
7B <sub>H</sub>	MOV R3.#data	9B <sub>H</sub>	SUBB A,R3	BB <sub>H</sub>	CJNE R3,#data,rel
7C <sub>H</sub>	MOV R4.#data	9C <sub>H</sub>	SUBB A,R4	BC <sub>H</sub>	CJNE R4,#data,rel
7D <sub>H</sub>	MOV R5.#data	9D <sub>H</sub>	SUBB A,R5	BD <sub>H</sub>	CJNE R5,#data,rel
7E <sub>H</sub>	MOV R6.#data	9E <sub>H</sub>	SUBB A,R6	BE <sub>H</sub>	CJNE R6,#data,rel
7F <sub>H</sub>	MOV R7.#data	9F <sub>H</sub>	SUBB A,R7	BF <sub>H</sub>	CJNE R7,#data,rel

**Table 4-4 :**  
**Instruction List in Hexadecimal Order (cont'd)**

Op-Code	Mnemonic	Op-Code	Mnemonic
C0 <sub>H</sub>	PUSH direct	E0 <sub>H</sub>	MOVX A,@DPTR
C1 <sub>H</sub>	AJMP addr11	E1 <sub>H</sub>	AJMP addr11
C2 <sub>H</sub>	CLR bit	E2 <sub>H</sub>	MOVX A,@R0
C3 <sub>H</sub>	CLR C	E3 <sub>H</sub>	MOVX A,@R1
C4 <sub>H</sub>	SWAP A	E4 <sub>H</sub>	CLR A
C5 <sub>H</sub>	XCH A,direct	E5 <sub>H</sub>	MOV A,direct
C6 <sub>H</sub>	XCH A,@R0	E6 <sub>H</sub>	MOV A,@R0
C7 <sub>H</sub>	XCH A,@R1	E7 <sub>H</sub>	MOV A,@R1
C8 <sub>H</sub>	XCH A,R0	E8 <sub>H</sub>	MOV A,R0
C9 <sub>H</sub>	XCH A,R1	E9 <sub>H</sub>	MOV A,R1
CA <sub>H</sub>	XCH A,R2	EA <sub>H</sub>	MOV A,R2
CB <sub>H</sub>	XCH A,R3	EB <sub>H</sub>	MOV A,R3
CC <sub>H</sub>	XCH A,R4	EC <sub>H</sub>	MOV A,R4
CD <sub>H</sub>	XCH A,R5	ED <sub>H</sub>	MOV A,R5
CE <sub>H</sub>	XCH A,R6	EE <sub>H</sub>	MOV A,R6
CF <sub>H</sub>	XCH A,R7	EF <sub>H</sub>	MOV A,R7
D0 <sub>H</sub>	POP direct	F0 <sub>H</sub>	MOVX @DPTR,A
D1 <sub>H</sub>	ACALL addr11	F1 <sub>H</sub>	ACALL addr11
D2 <sub>H</sub>	SETB bit	F2 <sub>H</sub>	MOVX @R0,A
D3 <sub>H</sub>	SETB C	F3 <sub>H</sub>	MOVX @R1,A
D4 <sub>H</sub>	DA A	F4 <sub>H</sub>	CPL A
D5 <sub>H</sub>	DJNZ direct,rel	F5 <sub>H</sub>	MOV direct,A
D6 <sub>H</sub>	XCHD A,@R0	F6 <sub>H</sub>	MOV @R0,A
D7 <sub>H</sub>	XCHD A,@R1	F7 <sub>H</sub>	MOV @R1,A
D8 <sub>H</sub>	DJNZ R0,rel	F8 <sub>H</sub>	MOV R0,A
D9 <sub>H</sub>	DJNZ R1,rel	F9 <sub>H</sub>	MOV R1,A
DA <sub>H</sub>	DJNZ R2,rel	FA <sub>H</sub>	MOV R2,A
DB <sub>H</sub>	DJNZ R3,rel	FB <sub>H</sub>	MOV R3,A
DC <sub>H</sub>	DJNZ R4,rel	FC <sub>H</sub>	MOV R4,A
DD <sub>H</sub>	DJNZ R5,rel	FD <sub>H</sub>	MOV R5,A
DE <sub>H</sub>	DJNZ R6,rel	FE <sub>H</sub>	MOV R6,A
DF <sub>H</sub>	DJNZ R7,rel	FF <sub>H</sub>	MOV R7,A